

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

J16 MLB


LAST_MODIFIED=Sat Aug 10 21:13:36 2013

REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
13	0002231663	ENGINEERING RELEASED	2013-08-10

Page	Contents	Sync	Date
1	Table of Contents	J16_MAX	10/18/2012
2	BOM Configuration	MASTER	04/21/2013
3	DEBUG LEDS	J16_MLB_IG	05/01/2013
4	Holes/PD parts	J16_DG	04/21/2013
5	CPU DMI/PEG/FDI/RSVD	J17	04/21/2013
6	CPU Clock/Misc/JTAG/CFG	J17	04/21/2013
7	CPU DDR3 Interfaces	J17	04/21/2013
8	CPU Power	J17	04/21/2013
9	CPU Ground	J17	04/21/2013
10	CPU DECOUPLING	J17	04/21/2013
11	PCH RTC/HDA/JTAG/SATA/CLK	J17	04/21/2013
12	PCH DMI/FDI/PM/GFX/PCI	J17	04/21/2013
13	PCH PCI-E/USB	J17	04/21/2013
14	PCH GPIO/MISC/NCTF	J17	04/21/2013
15	PCH Power	J17	04/21/2013
16	PCH Grounds	J17	04/21/2013
17	PCH DECOUPLING	J17	04/21/2013
18	CPU & PCH XDP	MASTER	04/21/2013
19	Chipset Support	J17	04/21/2013
20	Project Chipset Support	MASTER	04/21/2013
21	CPU Memory S3 Support	J17	04/21/2013
22	DDR3 VREF MARGINING	J17	04/21/2013
23	DDR3 SO-DIMM Connector A	J16_MLB_IG	05/01/2013
24	DDR3 SO-DIMM CONNECTOR B	J16_MLB_IG	05/01/2013
25	DDR3 ALIASES AND BITSWAPS	J16_MLB_IG	05/01/2013
26	Thunderbolt Host (1 of 2)	J16_MLB_IG	05/01/2013
27	Thunderbolt Host (2 of 2)	J16_MLB_IG	05/01/2013
28	Thunderbolt Power Support	J16_MLB_IG	05/01/2013
29	Thunderbolt Connector A	J16_MLB_IG	05/01/2013
30	Thunderbolt Connector B	J16_MLB_IG	05/01/2013
31	TBT DDC Crossbar	J16_DG	04/21/2013
32	AIRPORT/BT	J16_MLB_IG	05/01/2013
33	SATA/SSD Connectors	MASTER	05/01/2013
34	HDD Connector	J16_MLB_IG	05/01/2013
35	ETHERNET PHY (CAESAR IV)	J16_MLB_IG	05/01/2013
36	Ethernet Support & Connector	J16_MLB_IG	05/01/2013
37	SD READER CONNECTOR	J16_MLB_IG	05/01/2013
38	Camera Controller	J16_MLB_IG	05/01/2013
39	Camera Controller Support	J16_MLB_IG	05/01/2013
40	Internal DP Support	J16_MLB_IG	05/01/2013
41	Internal DP MUXING	J16_DG	04/21/2013
42	EXTERNAL USB PORTS A & B	J16_MLB_IG	05/01/2013
43	EXTERNAL USB PORTS C & D	J16_MLB_IG	05/01/2013
44	SMC	J16_MLB_IG	05/01/2013
45	SMC Support	J16_TONY	06/11/2013
46	SPI and Debug Connector	J16_TONY	06/11/2013
47	SMBus Connections	J16_DG	04/21/2013
48	I and V Sense	J16_TONY	06/11/2013

Page	Contents	Sync	Date
49	I and V Sense(Continued)	J16_TONY	06/03/2013
50	Temperature Sensors	J16_FIVIN	06/11/2013
51	System Fan	J16_MLB_IG	05/01/2013
52	AUDIO: CODEC/REGULATORS	J16_MLB_IG	05/01/2013
53	AUDIO: HEADPHONE AMP	J16_MLB_IG	05/01/2013
54	AUDIO: LEFT SPKR AMP	J16_MLB_IG	05/01/2013
55	AUDIO: RIGHT SPKR AMP	J16_MLB_IG	05/01/2013
56	AUDIO: Jack, Mikey, CHS Switch	J16_MLB_IG	05/01/2013
57	Audio: Spkr/Mic Conn.	J16_MLB_IG	05/01/2013
58	AUDIO: Detects/Grounding	J16_MLB_IG	05/01/2013
59	AUDIO: Speaker ID	J16_MLB_IG	05/01/2013
60	Power Connectors / VReg G3Hot	J16_MLB_IG	05/01/2013
61	VReg CPU VCC Cnt1	J16_MLB_IG	05/01/2013
62	VReg CPU VCC Phases	J16_DG	04/21/2013
63	VReg VDDQ S3	J16_ROSBANA	06/17/2013
64	VReg PCH/GPU/TBT 1V05 S0	J16_DG	04/21/2013
65	VReg 3.3V S5/5V S4	J16_MLB_IG	05/01/2013
66	VReg GPU VDDQ	J16_DG	04/21/2013
67	VReg GPU Core	J16_ROSBANA	06/17/2013
68	LCD Backlight Driver (LP8561)	J16_MLB_IG	05/01/2013
69	FET-Controlled S0 and S4	MASTER	05/01/2013
70	PM Regulator Enables	MASTER	05/01/2013
71	PM Power Good	J16_MLB_IG	05/01/2013
72	KEPLER PCI-E	J16_DG	04/21/2013
73	KEPLER CORE/FB POWER	J16_DG	04/21/2013
74	KEPLER FRAME BUFFER I/F	J16_DG	04/21/2013
75	GDDR5 Frame Buffer A	J16_DG	04/21/2013
76	GDDR5 Frame Buffer B	J16_DG	04/21/2013
77	KEPLER EDP/DP/GPIO	J16_DG	04/21/2013
78	KEPLER GPIOs,CLK & STRAPS	J16_DG	04/21/2013
79	KEPLER PEX PWR/GNDS	J16_DG	04/21/2013
80	Power Connectors/Aliases	MASTER	04/21/2013
81	Signal Aliases	MASTER	04/21/2013
82	Unused Signal Aliases	MASTER	04/21/2013
83	Functional / ICT Test	J16_DG	04/21/2013
84	J16 RULE DEFINITIONS	J16_DG	04/21/2013
85	DDR3 Constraints	J16_NICK	06/03/2013
86	CPU PCIe Constraints	J16_NICK	06/03/2013
87	PCH PCIe/DMI Constraints	J16_DG	04/21/2013
88	SATA/FDI/XDP Constraints	J16_NICK	05/30/2013
89	PCH and BR Constraints	J16_NICK	05/30/2013
90	USB/Ethernet/SD Constraints	J16_NICK	05/30/2013
91	SMBus/Sensor Constraints	J16_TONY	06/03/2013
92	VReg Constraints	J16_DG	04/21/2013
93	CPU VReg Constraints	J16_DG	04/21/2013
94	Platform VReg Constraints	MASTER	04/21/2013
95	TBT/DP Constraints	MASTER	04/21/2013
96	GDDR5/GPU Constraints	J16_NICK	05/30/2013
97	BLC Constraints	J16_DG	04/21/2013

DRAWING
TITLE=J16
ABBREV=DRAWING
LAST_MODIFIED=Sat Aug 10 21:13:36 2013

DRAWING TITLE		SCHEM,MLB,J16	
 Apple Inc.	DRAWING NUMBER		051-9889
	SIZE		D
	REVISION		
	13.0.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	
		1 OF 123	
		SHEET	
		1 OF 97	

Main BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
985-0035	PCBA,MLB,DEV,J16	DEVELOPMENT,J16_DEVEL
639-4281	PCBA,MLB,107GX,VRAM_HYNIX,BETTER,J16	J16,J16_COMMON,CPU:BETTER,GPU:107GX,FBA,FBB,FB:BOTH_HYNIX,SSD:Y,EEEE:F9RR
639-4286	PCBA,MLB,107GX,VRAM_ELPIDA,BETTER,J16	J16,J16_COMMON,CPU:BETTER,GPU:107GX,FBA,FBB,FB:BOTH_ELPIDA,SSD:Y,EEEE:F9T5
639-4282	PCBA,MLB,107GX,VRAM_HYNIX,CTO,J16	J16,J16_COMMON,CPU:CTO,GPU:107GX,FBA,FBB,FB:BOTH_HYNIX,SSD:Y,EEEE:F9T3
639-4287	PCBA,MLB,107GX,VRAM_ELPIDA,CTO,J16	J16,J16_COMMON,CPU:CTO,GPU:107GX,FBA,FBB,FB:BOTH_ELPIDA,SSD:Y,EEEE:F9RW

BOM Groups

BOM GROUP	BOM OPTIONS
J16_COMMON	COMMON,ALTERNATE,J16_COMMON1,J16_COMMON2,J16_PROGPARTS,J16_PRODUCTION
J16_COMMON1	XDP,SPEAKERID,TBTHV:P12V,CPUVCC:3PHASE,EXT_GPU:YES,VDDQ:P1V5
J16_PROGPARTS	SMC:PROG,BOOTROM:PROG,T29ROM:PROG,CIVROM:PROG,CAMROM:PROG
J16_DEVEL	XDP_CONN,LPCPLUS,DDRVREF_DAC,DEVEL_SENSORS,DEVEL_AUDIO
DEVEL_SENSORS	AP_ISNS:Y,HDD_IVSNS:Y,TEMPSNSDEV
J16_PRODUCTION	AP_ISNS:N,HDD_IVSNS:N

ADD 'J16_PRODUCTION' AT REVA RELEASE

CPUs

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S4610	1	80W, SRI42, PPK, CO. 2, 9G, 63W, 4+2, 1.15, 6W, LGA	CPU	CRITICAL	CPU: BETTER
337S4608	1	80W, SRI48, PPK, CO. 3, 1G, 63W, 4+2, 1.2, 8W, LGA	CPU	CRITICAL	CPU: CTO

CPU Socket

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
511S0080	1	SOCKET,MOLEX,LGA1150,CPU-LF	U0500	CRITICAL	

ASIC Parts

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S4541	1	IC,LPT-8,EM198287,C3,PMPCMG8708,33X22MM	U1100	CRITICAL	
338S1113	1	IC,T8T,CE-4C,B1,PWG,C10,288 12X11 FC-CEP	U2800	CRITICAL	
343S0616	1	IC,BCM57766A,CIV+,A0,8XS	U3900	CRITICAL	
353S3908	1	IC,LPS561,LED BLKT CTRL,LLP24,B0-F	U8100	CRITICAL	

Programmable Parts

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S3928	1	IC,EFI,V0112,J16G	U5210	CRITICAL	BOOTROM:PROG
33508007	1	IC,64 MBIT SPI SERIAL FLASH	U5210	CRITICAL	BOOTROM:BLANK
341S3903	1	IC,SMC-A3,V2.16A4,PROTOO,J16G	U5000	CRITICAL	SMC:PROG
338S1159	1	IC,DMC12-A3,40MHZ/50MIPS,SCPL FW,157BDA	U5000	CRITICAL	SMC:BLANK
341S3859	1	IC,TBT,EEPROM,CR,V23.10,J16	U2890	CRITICAL	T29ROM:PROG
33508065	1	IC,EEPROM,SERIAL,256KB,MLP8	U2890	CRITICAL	T29ROM:BLANK
341S3912	1	IC,HEET SPI ROM,NUMONYX,V1.15,J16/217	U3990	CRITICAL	CIVROM:PROG
33508062	1	IC,SERIAL FLASH,2MBIT,2.7V,REV F	U3990	CRITICAL	CIVROM:BLANK
341S3778	1	IC,CAMERA,FLASH,V7230,J16/J17	U4202	CRITICAL	CAMROM:PROG
33508052	1	IC,FLASH,SPT,1MBIT,3V3	U4202	CRITICAL	CAMROM:BLANK

NEED NEW EFI,SMC PROG PARTS

Bar Code Labels / EEEE #'s

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
825-7896	1	MLB LABEL,2D	EEEE_F9RR	CRITICAL	EEEE:F9RR
825-7896	1	MLB LABEL,2D	EEEE_F9T5	CRITICAL	EEEE:F9T5
825-7896	1	MLB LABEL,2D	EEEE_F9T3	CRITICAL	EEEE:F9T3
825-7896	1	MLB LABEL,2D	EEEE_F9RW	CRITICAL	EEEE:F9RW

Schematic / PCB #'s

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-9889	1	SCH,MLB,J16	SCH	CRITICAL	J16
820-3482	1	PCBF,MLB,J16	PCB	CRITICAL	J16


GPU & VRAM


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S4427	1	IC, GPU, NV, GK107-GX, PS, 926MHz, 2.5GHz	U8700	CRITICAL	GPU:107GX
333S0630	4	IC, GDDR5, 2GBIT, 64MX32, 5GBPS, GENMA-DIE	U9200, U9250, U9300, U9350	CRITICAL	FB:BOTH_HYNIX
333S0695	4	IC, GDDR5, 2GBIT, 64MX32, 5GBPS, B-DIE	U9200, U9250, U9300, U9350	CRITICAL	FB:BOTH_ELPIDA


Alternates


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
377S0147	377S0126		ALL	USB Diode Array
377S0124	377S0057		ALL	TVS
376S0975	376S1081		ALL	P/Nch dual FET
155S0578	155S0367		ALL	1200HM EMI BEAD
128S0368	128S0365		ALL	150UF AL POLY
128S0298	128S0293		ALL	330 UF AL POLY
138S0681	138S0638		ALL	Taiyo 10uf 805 alt
197S0481	197S0480		Y1905	25MHz PCH Xtal
197S0464	197S0477		Y9700	27 MHz GPU Xtal
197S0466	197S0477		Y9700	27 MHz GPU Xtal
197S0479	197S0478		Y4200	12 MHz Cam. Xtal
341S3913	341S3912		U3990	Enet ROM,ATMEL,V1.15
377S0155	377S0104		ALL	USB Diode
138S0860	138S0775		ALL	Single-source 1uF 402
138S0859	138S0788		ALL	Single-source 10uF
107S0251	107S0249		ALL	Sense resistor
138S0648	138S0652		ALL	4.7uF GFX decoupling
138S0746	138S0705		ALL	10uF alt;Audio
138S0715	138S0740		ALL	4.7uF GFX decoupling
107S0254	107S0241		ALL	5mOhm Sense Resistor
107S0250	107S0248		ALL	3mOhm Sense Resistor


R5400,R5520,R5530

SYNC MASTER=MASTER		SYNC DATE=04/21/2013	
PAGE TITLE		PAGE	
<h1>BOM Configuration</h1>			
 Apple Inc.	DRAWING NUMBER		D
	051-9889		SIZE
	REVISION		
		13.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		2 OF 123	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		2 OF 97	





SYNC MASTER=J16 DG		SYNC DATE=04/21/2013	
PAGE TITLE			
Holes/PD parts			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-9889		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		BRANCH
	13.0.0		
	PAGE		
	4 OF 123		
	SHEET		
	4 OF 97		



D

C

B

A



D


C


B


A

CFG [7] :PEG DEFER TRAINING	1 = (default) IMMEDIATELY AFTER xRESETB	0 = WAIT FOR BIOS	
CFG [6:5] :PCIE BIFURCATION	11 = 1 X16 (default) 10 = 2 X8 01 = RSVD 00 = X8, X4, X4		
CFG [4] :eDP ENABLE/DISABLE	1 = DISABLED(default) 0 = ENABLED		
CFG [3] :PCIE x4 LANE REVERSAL	1 = NORMAL OPERATION(default) 0 = LANES REVERSED		
CFG [2] :PCIE x16 LANE REVERSAL	1 = NORMAL OPERATION(default) 0 = LANES REVERSED		



SYNC MASTER=J17		SYNC DATE=04/21/2013	
PAGE TITLE			
CPU Clock/Misc/JTAG/CFG			
	Apple Inc.	DRAWING NUMBER	051-9889
		REVISION	13.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		6 OF 123	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			







NOTE: Aliases not used on CPU supply outputs to avoid any extraneous connections.

Max load: 300mA

Max load: 300mA

Y7,K9 FOR FUTURE CPU COMPATIBILITY
NC FOR NOW BUT NEEDED FOR 2014 CPUS


SYNC MASTER=J17		SYNC DATE=04/21/2013	
PAGE TITLE			
CPU Power			
 Apple Inc.	DRAWING NUMBER	051-9889	SIZE D
	REVISION	13.0.0	
	BRANCH		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	8 OF 123
		SHEET	8 OF 97



CPU VCORE DECOUPLING


Intel Recommendation:22x 22UF 0805,topside (18 inside cavity, 4 north of processor),8x 470uF bulk caps(5 stuffed,3 no-stuffed)
Apple Implementation:28x 22UF 0603 per Harold
18x 10UF 0603 placed inside socket cavity


Layout Note: These caps should be placed symmetrically on Top and Bottom sides.
BULK CAPS ON CPU VREG PAGE 71




Memory (CPU VCCDDR) DECOUPLING

Intel Recommendation:9x 22UF 0805 near CPU power pins
Apple Implementation:9x 22UF 0603 per Harold
Layout Note: These caps should be placed symmetrically on Top and Bottom sides.



SYNC MASTER=J17		SYNC DATE=04/21/2013	
PAGE TITLE			
CPU DECOUPLING			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-9889		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		BRANCH
	13.0.0		
PAGE		SHEET	
10 OF 123		10 OF 97	



NOTE: SSC control is ganged on PCIe 0-3 and 4-7 clocks.
PEG-attached (CPU) PCIe devices must use one set,
while PCH-attached PCIe devices use the other set.
If 2 or less devices are attached to PEG the
CLKOUT_PEG outputs can be used for those devices.

SYNC MASTER=J17

SYNC DATE=04/21/2013

PAGE TITLE

PCH RTC/HDA/JTAG/SATA/CLK

Apple Inc.

DRAWING NUMBER

051-9889

SIZE

D

REVISION

13.0.0

BRANCH

PAGE


11 OF 123


SHEET


11 OF 97


NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED












System 25MHz Clock Generator




PCH Reset Button




RTC Power Sources



PCH RTC Crystal





Clock series termination




PCH ME Disable Strap

PCH uses HDA_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting.



SYNC MASTER=J17		SYNC DATE=04/21/2013	
PAGE TITLE			
Chipset Support			
 Apple Inc.	DRAWING NUMBER	051-9889	SIZE D
	REVISION	13.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.		PAGE	19 OF 123
THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	19 OF 97
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3<->S0 transitions determines behavior of signals.


WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.

WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.

MEMVTT_EN = PLT_RESET_L * PM_SLP_S3_L
MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L





MEM S0 "PGOOD" FOR CPU



MEMVTT Clamp

Ensures CKE signals are held low in S3



Step	ISOLATE_CPU_MEM_L	PLT_RESET_L	PM_SLP_S3_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN
S0	0	1	1	1	CPU_MEM_RESET_L	1
to	1	0	1	1	1	1
2	0	0	1	1	1	0
3	0	0	0	X	1	0
4	0	0	1	X	1	0
5	0	1	1	0 (*)	1	1
6	0	1	1	1	1	1
S0	7	1	1	1	CPU_MEM_RESET_L	1

(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must de-assert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.

SYNC MASTER=J17		SYNC DATE=04/21/2013	
PAGE TITLE		CPU Memory S3 Support	
DRAWING NUMBER		051-9889	SIZE D
REVISION		13.0.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY:		PAGE	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		21 OF 123	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT		21 OF 97	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Page Notes

Power aliases required by this page:

- =PP3V3_S3_VREFMRGN
- =PPDDR_S3_MEMVREF

Signal aliases required by this page:


- =I2C_VREFDACS_SCL
- =I2C_VREFDACS_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA

BOM options provided by this page:

- DDRVREF_DAC - Stuffs DAC margining circuit.


CPU-Based Margining


FETs for CPU isolation during S3




DAC-Based Margining

DAC sets voltage level, PCA9557 & FETs enable outputs and disables margining after platform reset.







SYNC MASTER=J16 MLB IG

SYNC DATE=05/01/2013

DDR3 SO-DIMM CONNECTOR B

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
051-9889

REVISION
13.0.0

PAGE
25 OF 123

SHEET
24 OF 97


8	7	6	5	4	3	2	1
THERE ARE NO PIN SWAPS							
D	85 7 MEM A DQS N<0> MAKE_BASE=TRUE == ==MEM A DQS N<0> 23	85 7 MEM B DQS N<0> MAKE_BASE=TRUE == ==MEM B DQS N<0> 24					
	85 7 MEM A DQS P<0> MAKE_BASE=TRUE == ==MEM A DQS P<0> 23	85 7 MEM B DQS P<0> MAKE_BASE=TRUE == ==MEM B DQS P<0> 24					
	85 7 MEM A DQ<7> MAKE_BASE=TRUE == ==MEM A DQ<7> 23	85 7 MEM B DQ<7> MAKE_BASE=TRUE == ==MEM B DQ<7> 24					
	85 7 MEM A DQ<6> MAKE_BASE=TRUE == ==MEM A DQ<6> 23	85 7 MEM B DQ<6> MAKE_BASE=TRUE == ==MEM B DQ<6> 24					
	85 7 MEM A DQ<5> MAKE_BASE=TRUE == ==MEM A DQ<5> 23	85 7 MEM B DQ<5> MAKE_BASE=TRUE == ==MEM B DQ<5> 24					
	85 7 MEM A DQ<4> MAKE_BASE=TRUE == ==MEM A DQ<4> 23	85 7 MEM B DQ<4> MAKE_BASE=TRUE == ==MEM B DQ<4> 24					
	85 7 MEM A DQ<3> MAKE_BASE=TRUE == ==MEM A DQ<3> 23	85 7 MEM B DQ<3> MAKE_BASE=TRUE == ==MEM B DQ<3> 24					
	85 7 MEM A DQ<2> MAKE_BASE=TRUE == ==MEM A DQ<2> 23	85 7 MEM B DQ<2> MAKE_BASE=TRUE == ==MEM B DQ<2> 24					
	85 7 MEM A DQ<1> MAKE_BASE=TRUE == ==MEM A DQ<1> 23	85 7 MEM B DQ<1> MAKE_BASE=TRUE == ==MEM B DQ<1> 24					
	85 7 MEM A DQ<0> MAKE_BASE=TRUE == ==MEM A DQ<0> 23	85 7 MEM B DQ<0> MAKE_BASE=TRUE == ==MEM B DQ<0> 24					
C	85 7 MEM A DQS N<1> MAKE_BASE=TRUE == ==MEM A DQS N<1> 23	85 7 MEM B DQS N<1> MAKE_BASE=TRUE == ==MEM B DQS N<1> 24					
	85 7 MEM A DQS P<1> MAKE_BASE=TRUE == ==MEM A DQS P<1> 23	85 7 MEM B DQS P<1> MAKE_BASE=TRUE == ==MEM B DQS P<1> 24					
	85 7 MEM A DQ<15> MAKE_BASE=TRUE == ==MEM A DQ<15> 23	85 7 MEM B DQ<15> MAKE_BASE=TRUE == ==MEM B DQ<15> 24					
	85 7 MEM A DQ<14> MAKE_BASE=TRUE == ==MEM A DQ<14> 23	85 7 MEM B DQ<14> MAKE_BASE=TRUE == ==MEM B DQ<14> 24					
	85 7 MEM A DQ<13> MAKE_BASE=TRUE == ==MEM A DQ<13> 23	85 7 MEM B DQ<13> MAKE_BASE=TRUE == ==MEM B DQ<13> 24					
	85 7 MEM A DQ<12> MAKE_BASE=TRUE == ==MEM A DQ<12> 23	85 7 MEM B DQ<12> MAKE_BASE=TRUE == ==MEM B DQ<12> 24					
	85 7 MEM A DQ<11> MAKE_BASE=TRUE == ==MEM A DQ<11> 23	85 7 MEM B DQ<11> MAKE_BASE=TRUE == ==MEM B DQ<11> 24					
	85 7 MEM A DQ<10> MAKE_BASE=TRUE == ==MEM A DQ<10> 23	85 7 MEM B DQ<10> MAKE_BASE=TRUE == ==MEM B DQ<10> 24					
	85 7 MEM A DQ<9> MAKE_BASE=TRUE == ==MEM A DQ<9> 23	85 7 MEM B DQ<9> MAKE_BASE=TRUE == ==MEM B DQ<9> 24					
	85 7 MEM A DQ<8> MAKE_BASE=TRUE == ==MEM A DQ<8> 23	85 7 MEM B DQ<8> MAKE_BASE=TRUE == ==MEM B DQ<8> 24					
B	85 7 MEM A DQS N<2> MAKE_BASE=TRUE == ==MEM A DQS N<2> 23	85 7 MEM B DQS N<2> MAKE_BASE=TRUE == ==MEM B DQS N<2> 24					
	85 7 MEM A DQS P<2> MAKE_BASE=TRUE == ==MEM A DQS P<2> 23	85 7 MEM B DQS P<2> MAKE_BASE=TRUE == ==MEM B DQS P<2> 24					
	85 7 MEM A DQ<23> MAKE_BASE=TRUE == ==MEM A DQ<23> 23	85 7 MEM B DQ<23> MAKE_BASE=TRUE == ==MEM B DQ<23> 24					
	85 7 MEM A DQ<22> MAKE_BASE=TRUE == ==MEM A DQ<22> 23	85 7 MEM B DQ<22> MAKE_BASE=TRUE == ==MEM B DQ<22> 24					
	85 7 MEM A DQ<21> MAKE_BASE=TRUE == ==MEM A DQ<21> 23	85 7 MEM B DQ<21> MAKE_BASE=TRUE == ==MEM B DQ<21> 24					
	85 7 MEM A DQ<20> MAKE_BASE=TRUE == ==MEM A DQ<20> 23	85 7 MEM B DQ<20> MAKE_BASE=TRUE == ==MEM B DQ<20> 24					
	85 7 MEM A DQ<19> MAKE_BASE=TRUE == ==MEM A DQ<19> 23	85 7 MEM B DQ<19> MAKE_BASE=TRUE == ==MEM B DQ<19> 24					
	85 7 MEM A DQ<18> MAKE_BASE=TRUE == ==MEM A DQ<18> 23	85 7 MEM B DQ<18> MAKE_BASE=TRUE == ==MEM B DQ<18> 24					
	85 7 MEM A DQ<17> MAKE_BASE=TRUE == ==MEM A DQ<17> 23	85 7 MEM B DQ<17> MAKE_BASE=TRUE == ==MEM B DQ<17> 24					
	85 7 MEM A DQ<16> MAKE_BASE=TRUE == ==MEM A DQ<16> 23	85 7 MEM B DQ<16> MAKE_BASE=TRUE == ==MEM B DQ<16> 24					
A	85 7 MEM A DQS N<3> MAKE_BASE=TRUE == ==MEM A DQS N<3> 23	85 7 MEM B DQS N<3> MAKE_BASE=TRUE == ==MEM B DQS N<3> 24					
	85 7 MEM A DQS P<3> MAKE_BASE=TRUE == ==MEM A DQS P<3> 23	85 7 MEM B DQS P<3> MAKE_BASE=TRUE == ==MEM B DQS P<3> 24					
	85 7 MEM A DQ<31> MAKE_BASE=TRUE == ==MEM A DQ<31> 23	85 7 MEM B DQ<31> MAKE_BASE=TRUE == ==MEM B DQ<31> 24					
	85 7 MEM A DQ<30> MAKE_BASE=TRUE == ==MEM A DQ<30> 23	85 7 MEM B DQ<30> MAKE_BASE=TRUE == ==MEM B DQ<30> 24					
	85 7 MEM A DQ<29> MAKE_BASE=TRUE == ==MEM A DQ<29> 23	85 7 MEM B DQ<29> MAKE_BASE=TRUE == ==MEM B DQ<29> 24					
	85 7 MEM A DQ<28> MAKE_BASE=TRUE == ==MEM A DQ<28> 23	85 7 MEM B DQ<28> MAKE_BASE=TRUE == ==MEM B DQ<28> 24					
	85 7 MEM A DQ<27> MAKE_BASE=TRUE == ==MEM A DQ<27> 23	85 7 MEM B DQ<27> MAKE_BASE=TRUE == ==MEM B DQ<27> 24					
	85 7 MEM A DQ<26> MAKE_BASE=TRUE == ==MEM A DQ<26> 23	85 7 MEM B DQ<26> MAKE_BASE=TRUE == ==MEM B DQ<26> 24					
	85 7 MEM A DQ<25> MAKE_BASE=TRUE == ==MEM A DQ<25> 23	85 7 MEM B DQ<25> MAKE_BASE=TRUE == ==MEM B DQ<25> 24					
	85 7 MEM A DQ<24> MAKE_BASE=TRUE == ==MEM A DQ<24> 23	85 7 MEM B DQ<24> MAKE_BASE=TRUE == ==MEM B DQ<24> 24					

SYNC MASTER=J16 MLB IG

SYNC DATE=05/01/2013

PAGE TITLE

DDR3 ALIASES AND BITSWAPS

 Apple Inc.

DRAWING NUMBER
051-9889

SIZE
D


REVISION
13.0.0

BRANCH

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE
27 OF 123

SHEET
25 OF 97



8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

D

D

C

C


B

B

A


A

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---



U3015	
Part	TPS22924C
Type	Load Switch
R(on)	20.3 mOhm Typ
@ 1.0V	28.6 mOhm Max


Part	TPS22920
Type	Load Switch
R(on) @ 1.05V	8 mOhm Typ 11.5 mOhm Max

SYNCH MASTER=J16 MLB IG		SYNCH DATE=05/01/2013	
PAGE TITLE			
Thunderbolt Power Support			
 Apple Inc.		DRAWING NUMBER	SHEET
		051-9889	D
		REVISION	
		13.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 30 OF 123	
		SHEET 28 OF 97	

3.3V/HV Power MUX

V3P3 must be S4 to support wake from Thunderbolt devices.

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
311S0596	311S0593		ALL	TI Alternate
128S0398	128S0220		ALL	3.3V INPUT CAP




Thunderbolt Connector A

For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0338	2	R3210, R3213	R3210, R3213		TBTHV:P12V
114S0338	2	R3211, R3214	R3211, R3214		TBTHV:P12V


Nominal Min Max
IHVS0/S3 1120mA 1090mA 1170mA (12W minimum)



SYNC MASTER=J16 MLB IG	SYNC DATE=05/01/2013
Thunderbolt Connector A	
Apple Inc.	DRAWING NUMBER 051-9889
REVISION 13.0.0	SIZE D
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	
PAGE 32 OF 123	SHEET 29 OF 97

3.3V/HV Power MUX


V3P3 must be S4 to support wake from Thunderbolt devices.



For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0338	2	RES,MTL FILM,1/16W,17.8K,1,0402,SMD,LF	R3310,R3313		TBTHV:P12V
114S0338	2	RES,MTL FILM,1/16W,17.8K,1,0402,SMD,LF	R3311,R3314		TBTHV:P12V


Nominal Min Max
IHVS0/S3 1120mA 1090mA 1170mA (12W minimum)



NOTE: Polarity Swapped for Layout!

NOTE: Polarity Swapped for Layout!


Thunderbolt Connector B





J16:514-0824 / J17:514-0831

DP Source must pull down HPD input with greater than or equal to 100K (DPv1.1a).

Sink HPD range:
High: 2.0 - 5.0V
Low: 0 - 0.8V


SYNC MASTER=J16 MLB IG		SYNC DATE=05/01/2013	
PAGE TITLE			
Thunderbolt Connector B			
 Apple Inc.		DRAWING NUMBER	051-9889
		REVISION	13.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	33 OF 123
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	30 OF 97
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			







AP & BT Load Switch	
SWITCH	TPS22924B
CHANNEL	N-TYPE
RDS(ON)	18.4 MOHM @3.3V
LOADING	2 A (EDP)

AIRPORT
BLUETOOTH

SYNC MASTER=J16 MLB IG		SYNC DATE=05/01/2013	
PAGE TITLE			
AIRPORT/BT			
 Apple Inc.		DRAWING NUMBER	051-9889
		SHEET	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	13.0.0
		BRANCH	
		PAGE	35 OF 123
		SHEET	32 OF 97




SYNC MASTER=MASTER		SYNC DATE=05/01/2013	
PAGE TITLE			
SATA/SSD Connectors			
 Apple Inc.	DRAWING NUMBER	051-9889	SIZE D
	REVISION	13.0.0	
	BRANCH		
NOTICE OF PROPRIETARY PROPERTY:		PAGE	37 OF 123
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET	33 OF 97

D

C

A



SDCONN DETECT DEBOUNCE. ENET_RESET AND DETECT-CHANGED PCH GPIO PULSE GENERATION.


J16:516-0249 / J17:512-0038
SD CARD CONNECTOR


PAGE TITLE		PAGE NUMBER	
SD READER CONNECTOR		051-9889	
Apple Inc.		13.0.0	
NOTICE OF PROPRIETARY PROPERTY:		41 OF 123	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		37 OF 97	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

D



A





Camera Processor Reset

Camera Processor ExtBoot Cntl

PP1V8_S4_CAMERA Vreg

PP1V2_S4_CAMERA Vreg

D

C

B

A


D

C

B


A


Internal DP Connector





Backlight Control


Delay applies only on a L->H transition on VIDEO_ON. This guarantees video is valid before the backlight is enabled.
On a H->L transition, output follows with standard logic propagation delay. This ensures the backlight is off immediately after loss of video





SYNC MASTER=J16 MLB IG		SYNC DATE=05/01/2013	
PAGE TITLE			
Internal DP Support			
 Apple Inc.		DRAWING NUMBER	051-9889
		SIZE	D
		REVISION	13.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	44 OF 123
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	40 OF 97
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			








SYNC MASTER=J16 MLB IG		SYNC DATE=05/01/2013	
PAGE TITLE		DRAWING NUMBER	
EXTERNAL USB PORTS A & B		051-9889	
 Apple Inc.		REVISION	13.0.0
		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	46 OF 123
		SHEET	42 OF 97




SYNC MASTER=J16 MLB IG		SYNC DATE=05/01/2013	
PAGE TITLE			
EXTERNAL USB PORTS		C & D	
 Apple Inc.		DRAWING NUMBER	051-9889
		REVISION	13.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	47 OF 123
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	43 OF 97
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			












PAGE TITLE		PAGE NUMBER	
SPI and Debug Connector		52 OF 123	
Apple Inc.		46 OF 97	
NOTICE OF PROPRIETARY PROPERTY:		THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	






PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
13280304	2	CAP,0.22UF,201	C5422,C5425	HDD_IVSNS:Y
11780002	2	RES,0 OHM,201	C5422,C5425	HDD_IVSNS:N


SYNC MASTER=J16 TONY		SYNC DATE=06/11/2013	
PAGE TITLE			
I and V Sense			
 Apple Inc.		DRAWING NUMBER	051-9889
		REVISION	13.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	54 OF 123
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	48 OF 97
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC MASTER=J16 TONY		SYNC DATE=06/03/2013	
PAGE TITLE			
I and V Sense (Continued)			
 Apple Inc.		DRAWING NUMBER 051-9889	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION 13.0.0	
		BRANCH	
		PAGE 55 OF 123	
		SHEET 49 OF 97	

Temperature Sensor T1


GPU Proximity




AC/DC Diode on supply



CPU Proximity




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
37280186	37280185		ALL	Alternate Temp Diode




Note:
Internal sensor of the EMC 1414 will be used as the ambient sensor. Place U5600 at the coolest location on the MLB.

Temperature Sensor T2



SO-DIMM Proximity




BLC Proximity



MLB Proximity




Temperature Sensor T3: LCD Remote Sensor (Dev Only)



This PD part is a rubber bumper to protect TMP006 Added to board BOM (DEV only) to clean up PD BOM

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
875-6433	1	BUMPER,U5690,D7	BUMPER_U5690	TEMPSNSDEV


SYNC MASTER=J16 FIYIN		SYNC DATE=06/11/2013	
PAGE TITLE			
Temperature Sensors			
 Apple Inc.		DRAWING NUMBER	051-9889
		SIZE	D
		REVISION	13.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		56 OF 123	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		50 OF 97	
IV ALL RIGHTS RESERVED			




The circuit for the PWM input to the fan acts as a non-inverting level-shifter to protect the SMC. It is assumed there is a pull-up to 5V/12V inside the fan, otherwise when the SMC PWM goes low and Q6010 turns on, there would be 5V/12V present on the SMC pin! Then by definition, the drain of Q6010 is at common and the SMC sinks current when Q6010 is on.


This resembles an open-drain if there is a pull-up, going to a Hi-Z FET input.


Otherwise, this is simply a pass-FET.
See RADAR: 10565825- D7: Need scematic and PCB file of fan(All Vendors).




Add C6020 1000pF Cap, Change R6020 to 47K -- Radar 11661918 D8 Protol Fan Tach instability.




SYNC MASTER=J16 MLB IG		SYNC DATE=05/01/2013	
PAGE TITLE			
System Fan			
		DRAWING NUMBER	SIZE
Apple Inc.		051-9889	D
		REVISION	
		13.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE			
PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		60 OF 123	
I NOT TO REPRODUCE OR COPY IT			
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
I ALL RIGHTS RESERVED		51 OF 97	



PAGE TITLE		SYNC DATE=05/01/2013	
AUDIO: CODEC/REGULATORS		DRAWING NUMBER	
Apple Inc.		051-9889	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		13.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		61 OF 123	
IV ALL RIGHTS RESERVED		SHEET	
		52 OF 97	



SYNC MASTER=J16 MLB IG		SYNC DATE=05/01/2013	
PAGE TITLE			
AUDIO: HEADPHONE AMP		DRAWING NUMBER	
 Apple Inc.		051-9889	D
		REVISION	
		13.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		62 OF 123	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		53 OF 97	
IV ALL RIGHTS RESERVED			

RIGHT CH SPEAKER AMP
APPLE P/N 353S3163

SPEAKER AMP GAIN = +9 DB
SPEAKER AMP RIN = 40K NOMINAL
FC HPF, TWEETERS = ~847 HZ (4700 PF)
FC_HPFF, WOOFERS = ~4 HZ (1.0 UF)

INPUT POLARITY FLIP OK -- TRUE DIFF INPUTS

OUTPUT POLARITY FLIP TO
MAKE LAYOUT MORE LOGICAL

PINS 14 & 15 ARE TEST PINS AND
SHOULD BE TIED TO GND

EDGE RATE CONTROL
ON 0 OHM
OFF NOSTUFF

R6404 0 OHM
NOSTUFF


R6405 0 OHM
NOSTUFF


AUD_RAMP_MONO NET:
HIGH = MONO OPERATION
LOW = STEREO OPERATION

GAIN
+9 DB
+12 DB
+15 DB
+18 DB
+24 DB

R6406 NOSTUFF
NOSTUFF
NOSTUFF
47 KOHM
0 OHM

R6407 0 OHM
47 KOHM
NOSTUFF
NOSTUFF
NOSTUFF

SYNC MASTER=J16 MLB IG		SYNC DATE=05/01/2013	
PAGE TITLE			
AUDIO: RIGHT SPKR AMP			
 Apple Inc.		DRAWING NUMBER	051-9889
		REVISION	13.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	64 OF 123
		SHEET	55 OF 97



MIKEY RECEIVER CKT

WRITE: 0X72 READ: 0X73 APN 353S2640

I2C ADDRESSES			
MIKEY	READ	0111 0011	0X73
MIKEY	WRITE	0111 0010	0X72
CHS	READ	0111 0111	0X77
CHS	WRITE	0111 0110	0X76


AUDIO JACK: HP CONNECTOR WITH MIKEY
PLACE XWS 6500 & 6501 AT J6500 PINS

APN 516S0687

SYNC: MASTER: 016 WEB: 10

SYNC: DATE: 05/01/2011

AUDIO: Jack, Mikey, CHS Switch

 Apple Inc.

DRAWING NUMBER

051-9889

SIZE

D

REVISION

13.0.0

BRANCH

NOTICE OF PROPRIETARY PROPERTY:


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE

65 OF 123

SHEET

56 OF 97



8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

C

B

A

D

C

B

A

D

C

B


A

3.425V "G3Hot" Regulator


Switching freq: 409 kHz = $\frac{13.5}{L6901}$

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S0676	138S0691		C6905	

MLB to AC-DC Connector





MLB to AC-DC Supplemental Signal Connector




12V S5 FET

SMC_PM_G2_EN IS PULLED DOWN ON SMC PAGE




SYNC MASTER=J16 MLB IG		SYNC DATE=05/01/2013	
PAGE TITLE			
Power Connectors / VReg G3Hot			
 Apple Inc.		DRAWING NUMBER	051-9889
		REVISION	13.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	69 OF 123
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	60 OF 97
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




CPU VCC S0 Regulator

OC trip point: 114 A
Switching freq: 403 kHz = $\frac{5}{R7003}$


Compensation and feedback




Pull-ups 1





Pull-ups 2




REG VCC U7000




- (pgood)
- (straps)
- (pu 1)
- (pu 1)
- (vsn in)
- (fb in)
- (psi comp)
- (hf comp)
- (comp out)
- (straps)
- (imon out)
- (vr hot out)




Voltage sense input




IMON output




Temp measurement




Straps




Power good



VRHot to ProcHot




SYNC MASTER=J16 ROSSANA		SYNC DATE=07/29/2013	
PAGE TITLE		VReg CPU VCC Cntl	
Apple Inc.		DRAWING NUMBER	051-9889
		REVISION	13.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	70 OF 123
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	61 OF 97
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=J16 DG

SYNC DATE=04/21/2013

VReg CPU VCC Phases

 Apple Inc.

DRAWING NUMBER
051-9889

REVISION
13.0.0

BRANCH

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE
71 OF 123

SHEET
62 OF 97

D

C

B


A



C

B

A

SYNC MASTER=J16 ROSSANA		SYNC DATE=06/17/2013	
PAGE TITLE			
VReg VDDQ S3			
 Apple Inc.	DRAWING NUMBER		SIDE
	051-9889		D
	REVISION		
13.0.0			
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	
		73	OF 123
		SHEET	
		63	OF 97

D

C

B

3.3V S5 Regulator


OC trip point: $12.5 \text{ A} = \frac{R7618 * 10 \text{ E-6}}{\text{DCR}(L7610)}$


Switching freq: $356 \text{ kHz} = \frac{1}{170 \text{ E-12} * R7633}$


5V S4 Regulator


OC trip point: $14.1 \text{ A} = \frac{R7658 * 10 \text{ E-6}}{\text{DCR}(L7650)}$

Switching freq: $356 \text{ kHz} = \frac{1}{170 \text{ E-12} * R7673}$





$$\text{Switching freq: } 300 \text{ kHz} = \frac{2.65 \text{ E9}}{R7814 + 768.5}$$




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
-------	-----	-------------	-------------------------	----------	------------

OMIT/table L8100 due to late sourcing change, did not want footprint change
Add 152s1668 (Cyntec) directly for next program

OMIT TABLE
CRITICAL
L8100
33UH-20%-10A-0.03510HM

CRITICAL
D8100
POWERD15-T0277A

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
-------------	---------------------------	------------	---------	-----------

ACOUSTICS E-NOISE COMPONENTS

BKLT_BOOST 68 97

PGND_BKLT 68 97

PGND_BKLT 68 97

PGND_BKLT 68 97

PGND_BKLT 68 97

PGND_BKLT 68 97

PGND_BKLT 68 97

PGND_BKLT 68 97

PGND_BKLT 68 97

PGND_BKLT 68 97

PGND_BKLT 68 97

PGND_BKLT 68 97

PGND_BKLT 68 97

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S0810	138S0839		2.2UF_CAR	BLC OUTPUT CAPS


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
371S0748	371S0731		D8101	INPUT DIODE

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S1071	376S1073		ALL	Short Protection FET
155S0831	155S0797		ALL	FB8100 to FB8107


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S1121	376S1116		Q8102	BLC Inrush FET
740S0145	740S0146		FB100	BLC Fuse

SYNC MASTER=J16 MLB IG		SYNC DATE=05/01/2013	
PAGE TITLE		LCD Backlight Driver (LP8561)	
Apple Inc.		DRAWING NUMBER	051-9889
		REVISION	13.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	81 OF 123
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	68 OF 97
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


S5 Enable




S4 Enables




S4 USB Enable




S4 TBT S4 Port Enable




S3 VDDQ Enable




S0 Enables



S0 GPU SEQUENCING (EXT GFX ONLY)



S0 PCH Sequencing



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S0070	1	RES,1.5K,0402,5%	R8533	IG
116S0004	1	RES,00HM,0402,5%	R8533	EXT_GPU:YES

Rail definitions

Platform: All processor non-Core and non-Graphics (5 V, 3.3 V, 1.5 V, 1.05V for PCH/TBT/GPU)
Uncore: VDDQ

Notes on sequencing requirements

Intel:

1. No hard specification on platform rails
2. SMC guarantees timing on PCH DPWROK and PWROK
3. VCC3_3 may power up before VCC, VCC must ramp to 0.6V within 25ms of VCC3V3 ramping to 2.6V
4. VCC1_5 may power up before VCC, VCC must ramp to 0.6V within 25ms of VCC1V5 ramping to 1.35V
5. VCC may power down before VCC3_3, VCC3_3 must ramp down to 2.6V within 35ms
6. VCC may power down before VCC1_5, VCC1_5 must ramp down to 1.35V within 35ms


NVIDIA:

1. 3V3_S0 must ramp first
2. VDDQ MUST RAMP AFTER GPU_CORE
3. PEX_VDD with IFPC/D/E/F_IOVDD (1.05V) must ramp after VDDQ
4. All rails must reach their target voltages in more than 40 uS

SYNC MASTER=MASTER		SYNC DATE=05/01/2013	
PAGE TITLE		PM Regulator Enables	
Apple Inc.		DRAWING NUMBER	051-9889
		REVISION	13.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	85 OF 123
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	70 OF 97
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

ALL_SYS_PWRGD,PCH_PWROK & SYS_PWROK Generation

PCH Power Goods




Resume Reset


Intel Doc# 29517 Maho Bay PDG, Section 22.13
Intel Doc# 29562 Panther Point EDS, Section 8.7 and 8.8


Note:
The iMac J16/J17 designs does not support Deep Sx modes so both DPWROK and RSMRST# signals are shorted together

Requirements:
Power on:
Asserted at least 10 ms after all suspend well power is valid
Power off or loss of AC:
Transition to 0.8V or less before VccSUS3_3 drops to 2.90 V
to allow PCH to switch suspend well to battery without excessive loading

Method:
The SMC guarantees proper assertion and de-assertion of RSMRST# for normal operation via PM_DSW_PWRGD.
RSMRST# is asserted when power good from regulator is de-asserted in the event AC is lost. Power good de-assertion should happen quickly enough to meet Intel spec.





SYNC MASTER=J16 MLB IG		SYNC DATE=05/01/2013	
PAGE TITLE			
PM Power Good			
 Apple Inc.		DRAWING NUMBER	051-9889
		REVISION	13.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	86 OF 123
		SHEET	71 OF 97





Page Notes	
Power aliases required by this page:	
- vcore_aliases	
- vcore_aliases	
Signal aliases required by this page:	
(NONE)	
BOM options provided by this page:	
(NONE)	

PAGE TITLE		SYNC DATE=04/21/2013	
KEPLER CORE/FB POWER		DRAWING NUMBER	
Apple Inc.		051-9889	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		13.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		88 OF 123	
IV ALL RIGHTS RESERVED		SHEET	
		73 OF 97	









PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0409	1	RES,MF,4.99k ,1,1/20W,0201	R9704		GPU:107GSXA
118S0409	1	RES,MF,4.99k ,1,1/20W,0201	R9704		GPU:107GSXB
118S0013	1	RES,MF,10.0K ,1,1/20W,0201	R9704		GPU:107GX
118S0230	1	RES,MF,24.9k ,1,1/20W,0201	R9711		FB:CH1_HYNIX
118S0230	1	RES,MF,24.9k ,1,1/20W,0201	R9711		FB:CH2_HYNIX
118S0230	1	RES,MF,24.9K ,1,1/20W,0201	R9711		FB:BOTH_HYNIX
118S0280	1	RES,MF,30.1k ,1,1/20W,0201	R9711		FB:CH1_ELPIDA
118S0280	1	RES,MF,30.1k ,1,1/20W,0201	R9711		FB:CH2_ELPIDA
118S0280	1	RES,MF,30.1k ,1,1/20W,0201	R9711		FB:BOTH_ELPIDA

SYNC MASTER=J16 DG

SYNC DATE=04/21/2013

KEPLER GPIOs,CLK & STRAPS

DRAWING NUMBER 051-9889

REVISION 13.0.0

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

SIZE D



BRANCH

PAGE 97 OF 123


SHEET 78 OF 97



Page Notes	
Power aliases required by this page:	
- PP1V05_GPU_PEX_PLLVDD	
- PP1V05_GPU_PEX_IOVDD	
- PP1V05_GPU_PEX_PLLVDD	
Signal aliases required by this page:	
(none)	
Non options provided by this page:	
(none)	



PAGE TITLE		SYNC DATE=04/21/2013	
KEPLER PEX PWR/GNDS		DRAWING NUMBER	
Apple Inc.		051-9889	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		13.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		99 OF 123	
IV ALL RIGHTS RESERVED		SHEET	
		79 OF 97	





8

7

6

5

4

3

2

1

D

C

B

A

SYNC_MASTER=MASTER

SYNC_DATE=04/21/2013

PAGE_TITLE

Signal Aliases

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING_NUMBER

051-9889

REVISION

13.0.0

BRANCH

PAGE


102 OF 123

SHEET

81 OF 97


[illegible]

8		7		6		5		4		3		2		1																	
8		7		6		5		4		3		2		1																	

SYNC MASTER=J16 DG																SYNC DATE=04/21/2013																															
PAGE TITLE																Functional / ICT Test																															
 Apple Inc.																DRAWING NUMBER								051-9889								SIZE								D							
																REVISION																13.0.0															
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED																BRANCH																															
																PAGE																															
																105 OF 123																															
																SHEET																															
																83 OF 97																															

SYNC MASTER=J16 DG

SYNC DATE=04/21/2013

PAGE TITLE		
Functional / ICT Test		
 Apple Inc.	DRAWING NUMBER	051-9889
	REVISION	13.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	105 OF 123
	SHEET	83 OF 97

DDR3

DDR3-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DDR_34S	*	=34_OHM_SE	=34_OHM_SE	=34_OHM_SE	=34_OHM_SE	=STANDARD	=STANDARD
DDR_39S	*	=39_OHM_SE	=39_OHM_SE	=39_OHM_SE	=39_OHM_SE	=STANDARD	=STANDARD
DDR_42S	*	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	=STANDARD	=STANDARD
DDR_42S_D	*	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	0.1016 MM	0.1016 MM
DDR_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
DDR_68D	*	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF
DDR_COMP	*	Y	0.305 MM	0.25 MM	=STANDARD	=STANDARD	=STANDARD

Minimum diff spacing is 4 mil
Table 4-5, Intel Doc# 486712

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
POWER_DDR_P4MM	*	Y	0.400 MM	0.100 MM	3.0 MM	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
POWER_DDR	*	POWER_DDR_P4MM
DDR_CLK_PHY	*	DDR_68D
DDR_CTRL_PHY	*	DDR_39S
DDR_CMD_PHY	*	DDR_34S
DDR_DQ_PHY	*	DDR_42S
DDR_DQS_PHY	*	DDR_42S_D
DDR_COMP_PHY	*	DDR_COMP

DDR3 Power-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
POWER_DDR	*	=2:1_SPACING	?

DDR3-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DDR_CLK_ISO	*	=5:1_SPACING	?
DDR_CTRL_ISO	*	=3.5:1_SPACING	?
DDR_CTRL2CTRL	*	=2.5:1_SPACING	?
DDR_CMD2_ISO	*	=3.5:1_SPACING	?
DDR_CMD2CMD	*	=2:1_SPACING	?
DDR_DATA_ISO	*	=3:1_SPACING	?
DDR_DQ2DQ	*	=2:1_SPACING	900
DDR_DQ2DQS	*	=3:1_SPACING	?
DDR_BL2BL	*	=3:1_SPACING	?
DDR_CH2CH	*	=6.5:1_SPACING	?
DDR_COMP_ISO	*	0.2 MM	?

Main Segment Min Spacing Rules (mils) (Shark Bay PDG, Intel Doc# 486712)

Table	Trace	Design	Iso	Design	Comments
4-2	4	(diff)	15	19.69	CLK trace spacing controlled by #68_OHM_DIFF
4-3	8	9.84	12	13.78	
4-4	6	7.87	12	13.78	
4-5	8.5	7.87	12	11.81	DQ or DQS to other signals not in the same bytelane (but not ch)
					DQ to DQ in the same bytelane of the same channel
			10	11.81	DQ to DQS in the same bytelane of the same channel
			12	11.81	DQ or DQS in different bytelanes of the same channel
			25	25.59	DQ or DQS in different channels
			-	25.59	DDR3 to any other signal not DDR3

Constraints

Clocks: CK[3:0], CK#[3:0]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR_CLK	*	*	DDR_CLK_ISO

Control: CS#[3:0], CKE[3:0], ODT[3:0]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR_CTRL	*	*	DDR_CTRL_ISO
DDR_CTRL	DDR_CTRL	*	DDR_CTRL2CTRL

Command: MA[15:0], RAS#, CAS#, WE# BS[2:0]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR_CMD	*	*	DDR_CMD_ISO
DDR_CMD	DDR_CMD	*	DDR_CMD2CMD

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR_COMP	*	*	DDR_COMP_ISO

Data: DQS[7:0], DQS#[7:0], DQ[63:0]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR_A_DQ_BYTE*	*	*	DDR_DATA_ISO
DDR_A_DQS*	*	*	DDR_DATA_ISO
DDR_B_DQ_BYTE*	*	*	DDR_DATA_ISO
DDR_B_DQS*	*	*	DDR_DATA_ISO
DDR_*_DQ_BYTE*	=SAME	*	DDR_DQ2DQ
DDR_A_DQ_BYTE*	DDR_A_DQS*	*	DDR_DQ2DQS
DDR_A_DQ_BYTE*	DDR_A_DQ_BYTE*	*	DDR_BL2BL
DDR_B_DQ_BYTE*	DDR_B_DQS*	*	DDR_DQ2DQS
DDR_B_DQ_BYTE*	DDR_B_DQ_BYTE*	*	DDR_BL2BL
DDR_A_*	DDR_B_*	*	DDR_CH2CH

See Note (3)

See Note (1)

See Note (3)

See Note (1)

See Note (2)

Note (1):

Deliberately set DQ to DQS spacing to 3:1 to avoid adding complexity to constraints, even though it can be less. Only one rule per channel is needed by trading off a little space.

Note (2):


Intel suggested 25 mil (0.65 mm) spacing for via to channel, and via to pad to two different channels. DDR3 draws about 20 mA per trace with edge rates in the 100s of ps. The main coupling mechanism is capacitive. A 0.65 mm spacing is used for power nets, which draw far more current (inductive coupling however). These rules are far too conservative. To meet these rules, the spacing must be applied to the net.

Note (3):

In order for the constraints $DDR_*_DQ_BYTE*$ to =SAME to win out over DDR_A,B_DQ_BYTE* to DDR_A,B_DQ_BYTE* so that the small intra-bytelane spacing is used, the spacing rule DDR_DQ2DQ must have a weight greater than DDR_BL2BL .

DDR3

Electrical Constraint Set		Physical	Spacing	
Channel A				
E191	DDR_A_CLK0	DDR_CLK_PHY	DDR_CLK	MEM A CLK P<1..0> 7 23
E192	DDR_A_CLK0	DDR_CLK_PHY	DDR_CLK	MEM A CLK N<1..0> 7 23
E195	DDR_A_CLK1	DDR_CLK_PHY	DDR_CLK	MEM A CLK P<3..2> 7 82
E196	DDR_A_CLK1	DDR_CLK_PHY	DDR_CLK	MEM A CLK N<3..2> 7 82
E189	DDR_A_CTR0_0	DDR_CTRL_PHY	DDR_CTRL	MEM A CKE<1..0> 7 23
E193	DDR_A_CTR0_0	DDR_CTRL_PHY	DDR_CTRL	MEM A CS L<1..0> 7 23
E197	DDR_A_CTR0_0	DDR_CTRL_PHY	DDR_CTRL	MEM A ODT<1..0> 7 23
E194	DDR_A_CTR0_1	DDR_CTRL_PHY	DDR_CTRL	MEM A CKE<3..2> 7 82
E198	DDR_A_CTR0_1	DDR_CTRL_PHY	DDR_CTRL	MEM A CS L<3..2> 7 82
E201	DDR_A_CTR0_1	DDR_CTRL_PHY	DDR_CTRL	MEM A ODT<3..2> 7 82
E190	DDR_A_CMD	DDR_CMD_PHY	DDR_CMD	MEM A A<15..0> 7 23
E192	DDR_A_CMD	DDR_CMD_PHY	DDR_CMD	MEM A BA<2..0> 7 23
E195	DDR_A_CMD	DDR_CMD_PHY	DDR_CMD	MEM A RAS_L 7 23
E196	DDR_A_CMD	DDR_CMD_PHY	DDR_CMD	MEM A CAS_L 7 23
E197	DDR_A_CMD	DDR_CMD_PHY	DDR_CMD	MEM A WE_L 7 23
E191	DDR_A_DQ_BYTE0	DDR_DQ_PHY	DDR_A_DQ_BYTE0	MEM A DQ<7..0> 7 25
E192	DDR_A_DQ_BYTE1	DDR_DQ_PHY	DDR_A_DQ_BYTE1	MEM A DQ<15..8> 7 25
E195	DDR_A_DQ_BYTE2	DDR_DQ_PHY	DDR_A_DQ_BYTE2	MEM A DQ<23..16> 7 25
E196	DDR_A_DQ_BYTE3	DDR_DQ_PHY	DDR_A_DQ_BYTE3	MEM A DQ<31..24> 7 25
E197	DDR_A_DQ_BYTE4	DDR_DQ_PHY	DDR_A_DQ_BYTE4	MEM A DQ<39..32> 7 25
E198	DDR_A_DQ_BYTE5	DDR_DQ_PHY	DDR_A_DQ_BYTE5	MEM A DQ<47..40> 7 25
E199	DDR_A_DQ_BYTE6	DDR_DQ_PHY	DDR_A_DQ_BYTE6	MEM A DQ<55..48> 7 25
E199	DDR_A_DQ_BYTE7	DDR_DQ_PHY	DDR_A_DQ_BYTE7	MEM A DQ<63..56> 7 25
E197	DDR_A_DQS0	DDR_DQS_PHY	DDR_A_DQS0	MEM A DQS P<0> 7 25
E199	DDR_A_DQS0	DDR_DQS_PHY	DDR_A_DQS0	MEM A DQS N<0> 7 25
E199	DDR_A_DQS1	DDR_DQS_PHY	DDR_A_DQS1	MEM A DQS P<1> 7 25
E199	DDR_A_DQS1	DDR_DQS_PHY	DDR_A_DQS1	MEM A DQS N<1> 7 25
E200	DDR_A_DQS2	DDR_DQS_PHY	DDR_A_DQS2	MEM A DQS P<2> 7 25
E200	DDR_A_DQS2	DDR_DQS_PHY	DDR_A_DQS2	MEM A DQS N<2> 7 25
E200	DDR_A_DQS3	DDR_DQS_PHY	DDR_A_DQS3	MEM A DQS P<3> 7 25
E200	DDR_A_DQS3	DDR_DQS_PHY	DDR_A_DQS3	MEM A DQS N<3> 7 25
E200	DDR_A_DQS4	DDR_DQS_PHY	DDR_A_DQS4	MEM A DQS P<4> 7 25
E200	DDR_A_DQS4	DDR_DQS_PHY	DDR_A_DQS4	MEM A DQS N<4> 7 25
E200	DDR_A_DQS5	DDR_DQS_PHY	DDR_A_DQS5	MEM A DQS P<5> 7 25
E200	DDR_A_DQS5	DDR_DQS_PHY	DDR_A_DQS5	MEM A DQS N<5> 7 25
E200	DDR_A_DQS6	DDR_DQS_PHY	DDR_A_DQS6	MEM A DQS P<6> 7 25
E200	DDR_A_DQS6	DDR_DQS_PHY	DDR_A_DQS6	MEM A DQS N<6> 7 25
E200	DDR_A_DQS7	DDR_DQS_PHY	DDR_A_DQS7	MEM A DQS P<7> 7 25
E200	DDR_A_DQS7	DDR_DQS_PHY	DDR_A_DQS7	MEM A DQS N<7> 7 25
Channel B				
E206	DDR_B_CLK0	DDR_CLK_PHY	DDR_CLK	MEM B CLK P<1..0> 7 24
E206	DDR_B_CLK0	DDR_CLK_PHY	DDR_CLK	MEM B CLK N<1..0> 7 24
E205	DDR_B_CLK1	DDR_CLK_PHY	DDR_CLK	MEM B CLK P<3..2> 7 82
E205	DDR_B_CLK1	DDR_CLK_PHY	DDR_CLK	MEM B CLK N<3..2> 7 82
E200	DDR_B_CTR0_0	DDR_CTRL_PHY	DDR_CTRL	MEM B CKE<1..0> 7 24
E201	DDR_B_CTR0_0	DDR_CTRL_PHY	DDR_CTRL	MEM B CS L<1..0> 7 24
E201	DDR_B_CTR0_0	DDR_CTRL_PHY	DDR_CTRL	MEM B ODT<1..0> 7 24
E200	DDR_B_CTR0_1	DDR_CTRL_PHY	DDR_CTRL	MEM B CKE<3..2> 7 82
E200	DDR_B_CTR0_1	DDR_CTRL_PHY	DDR_CTRL	MEM B CS L<3..2> 7 82
E200	DDR_B_CTR0_1	DDR_CTRL_PHY	DDR_CTRL	MEM B ODT<3..2> 7 82
E201	DDR_B_CMD	DDR_CMD_PHY	DDR_CMD	MEM B A<15..0> 7 24
E201	DDR_B_CMD	DDR_CMD_PHY	DDR_CMD	MEM B BA<2..0> 7 24
E200	DDR_B_CMD	DDR_CMD_PHY	DDR_CMD	MEM B RAS_L 7 24
E200	DDR_B_CMD	DDR_CMD_PHY	DDR_CMD	MEM B CAS_L 7 24
E200	DDR_B_CMD	DDR_CMD_PHY	DDR_CMD	MEM B WE_L 7 24
E206	DDR_B_DQ_BYTE0	DDR_DQ_PHY	DDR_B_DQ_BYTE0	MEM B DQ<7..0> 7 25
E206	DDR_B_DQ_BYTE1	DDR_DQ_PHY	DDR_B_DQ_BYTE1	MEM B DQ<15..8> 7 25
E206	DDR_B_DQ_BYTE2	DDR_DQ_PHY	DDR_B_DQ_BYTE2	MEM B DQ<23..16> 7 25
E206	DDR_B_DQ_BYTE3	DDR_DQ_PHY	DDR_B_DQ_BYTE3	MEM B DQ<31..24> 7 25
E207	DDR_B_DQ_BYTE4	DDR_DQ_PHY	DDR_B_DQ_BYTE4	MEM B DQ<39..32> 7 25
E208	DDR_B_DQ_BYTE5	DDR_DQ_PHY	DDR_B_DQ_BYTE5	MEM B DQ<47..40> 7 25
E208	DDR_B_DQ_BYTE6	DDR_DQ_PHY	DDR_B_DQ_BYTE6	MEM B DQ<55..48> 7 25
E208	DDR_B_DQ_BYTE7	DDR_DQ_PHY	DDR_B_DQ_BYTE7	MEM B DQ<63..56> 7 25
E200	DDR_B_DQS0	DDR_DQS_PHY	DDR_B_DQS0	MEM B DQS P<0> 7 25
E200	DDR_B_DQS0	DDR_DQS_PHY	DDR_B_DQS0	MEM B DQS N<0> 7 25
E200	DDR_B_DQS1	DDR_DQS_PHY	DDR_B_DQS1	MEM B DQS P<1> 7 25
E200	DDR_B_DQS1	DDR_DQS_PHY	DDR_B_DQS1	MEM B DQS N<1> 7 25
E200	DDR_B_DQS2	DDR_DQS_PHY	DDR_B_DQS2	MEM B DQS P<2> 7 25
E200	DDR_B_DQS2	DDR_DQS_PHY	DDR_B_DQS2	MEM B DQS N<2> 7 25
E200	DDR_B_DQS3	DDR_DQS_PHY	DDR_B_DQS3	MEM B DQS P<3> 7 25
E200	DDR_B_DQS3	DDR_DQS_PHY	DDR_B_DQS3	MEM B DQS N<3> 7 25
E200	DDR_B_DQS4	DDR_DQS_PHY	DDR_B_DQS4	MEM B DQS P<4> 7 25
E200	DDR_B_DQS4	DDR_DQS_PHY	DDR_B_DQS4	MEM B DQS N<4> 7 25
E200	DDR_B_DQS5	DDR_DQS_PHY	DDR_B_DQS5	MEM B DQS P<5> 7 25
E200	DDR_B_DQS5	DDR_DQS_PHY	DDR_B_DQS5	MEM B DQS N<5> 7 25
E200	DDR_B_DQS6	DDR_DQS_PHY	DDR_B_DQS6	MEM B DQS P<6> 7 25
E200	DDR_B_DQS6	DDR_DQS_PHY	DDR_B_DQS6	MEM B DQS N<6> 7 25
E200	DDR_B_DQS7	DDR_DQS_PHY	DDR_B_DQS7	MEM B DQS P<7> 7 25
E200	DDR_B_DQS7	DDR_DQS_PHY	DDR_B_DQS7	MEM B DQS N<7> 7 25
Reset				
E200	DDR_508			MEM RESET_L 21 23 24
SM COMP				
E200	DDR_COMP_PHY	DDR_COMP		CPU SM RCOMP<0..2> 6

SYNC MASTER=J16 NICK		SYNC DATE=06/03/2013	
PAGE TITLE			
DDR3 Constraints			
 Apple Inc.		DRAWING NUMBER 051-9889	
		SIZE D	
		REVISION 13.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH PAGE 111 OF 123 SHEET 85 OF 97	

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
PCIE_PHY	*	PCIE_85D
COMP_DMI_PHY	*	DMI_COMP

PCIe-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_SAME_DIR	TOP,BOTTOM	=5X_DIELECTRIC	?
PCIE_SAME_DIR	*	=3.5X_DIELECTRIC	?
PCIE_ALT_DIR	*	=7X_DIELECTRIC	?
PCIE_ISO	*	=4:1_SPACING	?

TBT x4 PCIe Spacing Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_TBT_R2D	PCIE_TBT_R2D	*	PCIE_SAME_DIR
PCIE_TBT_D2R	PCIE_TBT_D2R	*	PCIE_SAME_DIR
PCIE_TBT_D2R	PCIE_TBT_R2D	*	PCIE_ALT_DIR
PCIE_TBT_D2R	*	*	PCIE_ISO
PCIE_TBT_R2D	*	*	PCIE_ISO

PCH x1 PCIe Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE	*	*	PCIE_ISO

DMI-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DMI_SAME_DIR	TOP,BOTTOM	=5X_DIELECTRIC	?
DMI_SAME_DIR	*	=4X_DIELECTRIC	?
DMI_ALT_DIR	*	=5X_DIELECTRIC	?
DMI_ISO	*	=4X_DIELECTRIC	?

DMI x4 PCIe Spacing Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DMI_N2S	DMI_N2S	*	DMI_SAME_DIR
DMI_S2N	DMI_S2N	*	DMI_SAME_DIR
DMI_N2S	DMI_S2N	*	DMI_ALT_DIR
DMI_N2S	*	*	DMI_ISO
DMI_S2N	*	*	DMI_ISO

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DMI_COMP	*	Y	0.2032 MM	0.2032 MM	3 MM	=STANDARD	=STANDARD

PCIe (PCH)

Electrical Constraint Set	Physical	Spacing
x4 Thunderbolt		
H470 PCIE_GEN2_R2D	PCIE_PHY	PCIE_TBT_R2D PCIE_TBT_R2D P<3..0> 26
H470 PCIE_GEN2_R2D	PCIE_PHY	PCIE_TBT_R2D N<3..0> 26
H470 PCIE_GEN2_R2D	PCIE_PHY	PCIE_TBT_R2D C P<3..0> 13 26
H470 PCIE_GEN2_R2D	PCIE_PHY	PCIE_TBT_R2D C N<3..0> 13 26
H470 PCIE_GEN2_D2R	PCIE_PHY	PCIE_TBT_D2R P<3..0> 13 26
H470 PCIE_GEN2_D2R	PCIE_PHY	PCIE_TBT_D2R N<3..0> 13 26
H470 PCIE_GEN2_D2R	PCIE_PHY	PCIE_TBT_D2R C P<3..0> 26
H470 PCIE_GEN2_D2R	PCIE_PHY	PCIE_TBT_D2R C N<3..0> 26
H470 PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE PCIE_CLK100M_TBT_P 11 26
H470 PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE PCIE_CLK100M_TBT_N 11 26
x1 AirPort		
H470 PCIE_GEN2_R2D_CONN_AP	PCIE_PHY	PCIE PCIE_AP_R2D_P 32
H470 PCIE_GEN2_R2D_CONN_AP	PCIE_PHY	PCIE PCIE_AP_R2D_N 32
H470 PCIE_GEN2_R2D_CONN_AP	PCIE_PHY	PCIE PCIE_AP_R2D_C_P 13 32
H470 PCIE_GEN2_R2D_CONN_AP	PCIE_PHY	PCIE PCIE_AP_R2D_C_N 13 32
H470 PCIE_GEN2_D2R_CONN_AP	PCIE_PHY	PCIE PCIE_AP_D2R_P 13 32
H470 PCIE_GEN2_D2R_CONN_AP	PCIE_PHY	PCIE PCIE_AP_D2R_N 13 32
x1 Caesar IV		
H470 PCIE_GEN2_R2D	PCIE_PHY	PCIE PCIE_ENET_R2D_P 35
H470 PCIE_GEN2_R2D	PCIE_PHY	PCIE PCIE_ENET_R2D_N 35
H470 PCIE_GEN2_R2D	PCIE_PHY	PCIE PCIE_ENET_R2D_C_P 13 35
H470 PCIE_GEN2_R2D	PCIE_PHY	PCIE PCIE_ENET_R2D_C_N 13 35
H470 PCIE_GEN2_D2R	PCIE_PHY	PCIE PCIE_ENET_D2R_P 13 35
H470 PCIE_GEN2_D2R	PCIE_PHY	PCIE PCIE_ENET_D2R_N 13 35
H470 PCIE_GEN2_D2R	PCIE_PHY	PCIE PCIE_ENET_D2R_C_P 35
H470 PCIE_GEN2_D2R	PCIE_PHY	PCIE PCIE_ENET_D2R_C_N 35
H470 PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE PCIE_CLK100M_ENET_P 11 35
H470 PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE PCIE_CLK100M_ENET_N 11 35
x2 SSD		
H470 PCIE_REF_CLK_CONN	CLK_PCIE_PHY	CLK_PCIE PCIE_CLK100M_SSD_P 11 33
H470 PCIE_REF_CLK_CONN	CLK_PCIE_PHY	CLK_PCIE PCIE_CLK100M_SSD_N 11 33
PCH PCIe Compensation		
H470	COMP_DMI_PHY	COMP_PCIE PCH_PCIE_RCOMP 13

CPU DP REF CLK

Electrical Constraint Set	Physical	Spacing
CPU DP REF CLK		
H470 CPU_CLK135_DLL	PCIE_PHY	CLK_PCIE CPU_CLK135M_DPLLREF_N 6 11
H470 CPU_CLK135_DLL	PCIE_PHY	CLK_PCIE CPU_CLK135M_DPLLREF_P 6 11
H470 CPU_CLK135_DLL	PCIE_PHY	CLK_PCIE CPU_CLK135M_DPLLSS_N 6 11
H470 CPU_CLK135_DLL	PCIE_PHY	CLK_PCIE CPU_CLK135M_DPLLSS_P 6 11

DMI

Electrical Constraint Set	Physical	Spacing
DMI		
H470 DMI_N2S	PCIE_PHY	DMI_N2S DMI_N2S P<3..0> 5 12
H470 DMI_N2S	PCIE_PHY	DMI_N2S N<3..0> 5 12
H470 DMI_S2N	PCIE_PHY	DMI_S2N P<3..0> 5 12
H470 DMI_S2N	PCIE_PHY	DMI_S2N N<3..0> 5 12
H470 PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE DMI_CLK100M_CPU_P 6 11
H470 PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE DMI_CLK100M_CPU_N 6 11
DMI Compensation		
H470	COMP_DMI_PHY	COMP_PCIE PCH_DMI_RCOMP 12

87654321

SATA/FDI/XDP Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
051-9889

REVISION
13.0.0

BRANCH

PAGE
114 OF 123

SHEET
88 OF 97

SYNC MASTER=J16 NICK
SYNC DATE=05/30/2013

PCH

PCH-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCH_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

PCH-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCH	*	=4:1_SPACING	?
COMP_PCH	*	=2:1_SPACING	?

PCI

PCI-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

PCI-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCI	*	=2:1_SPACING	?

LPC

LPC-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

LPC-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	=1.5:1_SPACING	?
CLK_LPC	*	=2:1_SPACING	?

HDA

HDA-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

HDA-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

Crystal

Crystal-specific Physical Rules

[illegible]

Crystal-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
XTAL	*	=4X_DIELECTRIC	?

SPI

SPI-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPI-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	=2:1_SPACING	?









PCI

21.

Electrical Constraint Set	Physical	Spacing	
PCI Clock			
1000	CLK_PCI_55S	CLK_PCI	PCH_CLK33M_PCIIN 11 19
1000A	CLK_PCI_55S	CLK_PCI	PCH_CLK33M_PCIOUT 11 19

LPC

22.

Electrical Constraints	Physical	Spacing	
LPC			
	LPC_55S	LPC	LPC_AD<3..0> 13 44
	LPC_55S	LPC	LPC_AD_R<3..0> 13
	LPC_55S	LPC	LPC_FRAME_L 13 44
	LPC_55S	LPC	LPC_FRAME_R_L 13
LPC Clocks			
	CLK_LPC_55S	CLK_LPC	LPC_CLK33M LPCPLUS 19 44
	CLK_LPC_55S	CLK_LPC	LPC_CLK33M LPCPLUS_R 11 19
	CLK_LPC_55S	CLK_LPC	LPC_CLK33M SMC 19 44
	CLK_LPC_55S	CLK_LPC	LPC_CLK33M SMC_R 11 19

PCH Clocks

El

PCH Reference Clock				
USER0	CLK_PCH_55S	CLK_PCH	SYSClk CLK25M_SB	11 19
USER0	CLK_PCH_55S	CLK_PCH	SYSClk CLK25M_SB_R	11 11
PCH RTC 32K				
USER0	CLK_XTAL	XTAL	PCH CLK32K_RTCX1	11 19
USER0	CLK_XTAL	XTAL	PCH CLK32K_RTCX2	11 19
USER0	CLK_XTAL	XTAL	PCH CLK32K_RTCX2_R	19
SMC 32K				
USER0	CLK_PCH_55S	CLK_PCH	PM CLK32K_SUSCLK_R	12 45
USER0	CLK_PCH_55S	CLK_PCH	SMC CLK32K	44 45

25 MHz Reference Clocks

El

25M Reference Crystal				
REF0	CLK_XTAL	XTAL	SYSCLK CLK25M_X1	19
REF0	CLK_XTAL	XTAL	SYSCLK CLK25M_X2	19
REF0	CLK_XTAL	XTAL	SYSCLK CLK25M_X2_R	19
25M Reference Clocks				
REF0	CLK_PCH_55S	CLK_PCH	SYSCLK CLK25M_ENET	19 35
REF0	CLK_PCH_55S	CLK_PCH	SYSCLK CLK25M_ENET_R	19
REF0	CLK_PCH_55S	CLK_PCH	SYSCLK CLK25M_TBT	19 26
REF0	CLK_PCH_55S	CLK_PCH	SYSCLK CLK25M_TBT_R	26

HDA

21

Electrical Constraints	Physical	Spacing	
HDA			
HDA	HDA_55S	HDA	HDA_BIT_CLK 11 52
HDA	HDA_55S	HDA	HDA_BIT_CLK_R 11
HDA	HDA_55S	HDA	HDA_RST_L 11 52
HDA	HDA_55S	HDA	HDA_RST_R_L 11
HDA	HDA_55S	HDA	HDA_SDOUT 11 52
HDA	HDA_55S	HDA	HDA_SDOUT_R 11 19
HDA	HDA_55S	HDA	HDA_SYNC 11 52
HDA	HDA_55S	HDA	HDA_SYNC_R 11
HDA	HDA_55S	HDA	HDA_SDINO 11 52
HDA	HDA_55S	HDA	AUD_SDI_R 52
SPDIF			
SPDIF		HDA	AUD_SPDIF_CHIP 52
SPDIF		HDA	AUD_SPDIF_OUT 52 56

SPI Bootrom

21

Electrical Constraint Set		Physical	Spacing	
SPI ROM				
HE009	SPI_50S	SPI	SPI_CLK_R	13 46
HE022	SPI_50S	SPI	SPI_CLK	46
HE030	SPI_50S	SPI	SPI_ALT_CLK	46
HE006	SPI_50S	SPI	SPI_SMC_CLK	44 46
HE009	SPI_50S	SPI	SPI_MLB_CLK	46
HE024	SPI_50S	SPI	SPI_CS0_R_L	13 46
HE025	SPI_50S	SPI	SPI_CS0_L	46
HE050	SPI_50S	SPI	SPI_ALT_CS_L	46
HE000	SPI_50S	SPI	SPI_SMC_CS_L	44 46
HE009	SPI_50S	SPI	SPI_MLB_CS_L	46
HE030	SPI_50S	SPI	SPI_MOSI_R	13 46
HE000	SPI_50S	SPI	SPI_MOSI	46
HE000	SPI_50S	SPI	SPI_ALT_MOSI	46
HE010	SPI_50S	SPI	SPI_SMC_MOSI	44 46
HE010	SPI_50S	SPI	SPI_MLB_MOSI	46
HE004	SPI_50S	SPI	SPI_MISO	13 46
HE000	SPI_50S	SPI	SPI_ALT_MISO	46
HE000	SPI_50S	SPI	SPI_SMC_MISO	44 46
HE000	SPI_50S	SPI	SPI_MLB_MISO	46
HE000	SPI_50S	SPI	SPIROM_USE_MLB	14 46

8	7	6	5	4	3	2	1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
CPU VCC Phases				CPU VCC Controller																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																			
<table><tr><th>Electrical Constraint Set</th><th>Physical</th><th>Spacing</th><th>Voltage</th><th>DIDT</th><th>NO_TEST</th></tr><tr><td colspan="6">Input Bus</td></tr><tr><td>H03D</td><td>POWER</td><td>POWER</td><td>12V</td><td></td><td>PP12V_S0_CPUVCC FLT 61 62</td></tr><tr><td>H03B</td><td>POWER</td><td>POWER</td><td>5V</td><td></td><td>REG VCC U7000 61</td></tr><tr><td colspan="6">Local Ground</td></tr><tr><td>H02D</td><td>GND</td><td>GND</td><td>0V</td><td></td><td>AGND CPU 61 62 61</td></tr><tr><td colspan="6">Phase 1</td></tr><tr><td>H08D</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG TD 1 62</td></tr><tr><td>H08B</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG PWM CPUVCC 1 61 62</td></tr><tr><td>H08B</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG PWM CPUVCC 1 R 61</td></tr><tr><td>H01B</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG PHASE CPUVCC 1 62</td></tr><tr><td>H08B</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG BOOT CPUVCC 1 62</td></tr><tr><td>H08D</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG BOOT CPUVCC 1 RC 62</td></tr><tr><td>H08B</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG UGATE CPUVCC 1 62</td></tr><tr><td>H08B</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG LGATE CPUVCC 1 62</td></tr><tr><td>H08B</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG SNUBBER CPUVCC 1 62</td></tr><tr><td>H08B</td><td>POWER</td><td>POWER</td><td>1.8V</td><td></td><td>PPCPUVCC S0 SENSE 1 62</td></tr><tr><td>H08B</td><td>ISNS_CPU_CORE</td><td>SNS_DIFF_PHY</td><td></td><td></td><td>REG ISENVCC 1 P 61 62</td></tr><tr><td>H08B</td><td>ISNS_CPU_CORE</td><td>SNS_DIFF_PHY</td><td></td><td></td><td>REG ISENVCC 1 N 62</td></tr><tr><td>H08B</td><td></td><td></td><td></td><td></td><td>REG ISENVCC 1 NR 61 62</td></tr><tr><td colspan="6">Phase 2</td></tr><tr><td>H08D</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG TD 2 62</td></tr><tr><td>H08B</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG PWM CPUVCC 2 61 62</td></tr><tr><td>H08B</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG PWM CPUVCC 2 R 61</td></tr><tr><td>H08B</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG PHASE CPUVCC 2 62</td></tr><tr><td>H08B</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG BOOT CPUVCC 2 62</td></tr><tr><td>H08B</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG BOOT CPUVCC 2 RC 62</td></tr><tr><td>H08B</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG UGATE CPUVCC 2 62</td></tr><tr><td>H08B</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG LGATE CPUVCC 2 62</td></tr><tr><td>H08B</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG SNUBBER CPUVCC 2 62</td></tr><tr><td>H08B</td><td>POWER</td><td>POWER</td><td>1.8V</td><td></td><td>PPCPUVCC S0 SENSE 2 62</td></tr><tr><td>H08B</td><td>ISNS_CPU_CORE</td><td>SNS_DIFF_PHY</td><td></td><td></td><td>REG ISENVCC 2 P 61 62</td></tr><tr><td>H08B</td><td>ISNS_CPU_CORE</td><td>SNS_DIFF_PHY</td><td></td><td></td><td>REG ISENVCC 2 N 62</td></tr><tr><td>H08B</td><td></td><td></td><td></td><td></td><td>REG ISENVCC 2 NR 61 62</td></tr><tr><td colspan="6">Phase 3</td></tr><tr><td>H08D</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG TD 3 62</td></tr><tr><td>H08B</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG PWM CPUVCC 3 61 62</td></tr><tr><td>H08B</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG PWM CPUVCC 3 R 61</td></tr><tr><td>H08B</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG PHASE CPUVCC 3 62</td></tr><tr><td>H08B</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG BOOT CPUVCC 3 62</td></tr><tr><td>H08B</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG BOOT CPUVCC 3 RC 62</td></tr><tr><td>H08B</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG UGATE CPUVCC 3 62</td></tr><tr><td>H08B</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG LGATE CPUVCC 3 62</td></tr><tr><td>H08B</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG SNUBBER CPUVCC 3 62</td></tr><tr><td>H08B</td><td>POWER</td><td>POWER</td><td>1.8V</td><td></td><td>PPCPUVCC S0 SENSE 3 62</td></tr><tr><td>H08B</td><td>ISNS_CPU_CORE</td><td>SNS_DIFF_PHY</td><td></td><td></td><td>REG ISENVCC 3 P 61 62</td></tr><tr><td>H08B</td><td>ISNS_CPU_CORE</td><td>SNS_DIFF_PHY</td><td></td><td></td><td>REG ISENVCC 3 N 62</td></tr><tr><td>H08B</td><td></td><td></td><td></td><td></td><td>REG ISENVCC 3 NR 61 62</td></tr></table>				Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST	Input Bus						H03D	POWER	POWER	12V		PP12V_S0_CPUVCC FLT 61 62	H03B	POWER	POWER	5V		REG VCC U7000 61	Local Ground						H02D	GND	GND	0V		AGND CPU 61 62 61	Phase 1						H08D	VR_CTL_PHY	VR_CTL			REG TD 1 62	H08B	VR_CTL_PHY	VR_CTL			REG PWM CPUVCC 1 61 62	H08B	VR_CTL_PHY	VR_CTL			REG PWM CPUVCC 1 R 61	H01B	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG PHASE CPUVCC 1 62	H08B	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG BOOT CPUVCC 1 62	H08D	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG BOOT CPUVCC 1 RC 62	H08B	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG UGATE CPUVCC 1 62	H08B	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG LGATE CPUVCC 1 62	H08B	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG SNUBBER CPUVCC 1 62	H08B	POWER	POWER	1.8V		PPCPUVCC S0 SENSE 1 62	H08B	ISNS_CPU_CORE	SNS_DIFF_PHY			REG ISENVCC 1 P 61 62	H08B	ISNS_CPU_CORE	SNS_DIFF_PHY			REG ISENVCC 1 N 62	H08B					REG ISENVCC 1 NR 61 62	Phase 2						H08D	VR_CTL_PHY	VR_CTL			REG TD 2 62	H08B	VR_CTL_PHY	VR_CTL			REG PWM CPUVCC 2 61 62	H08B	VR_CTL_PHY	VR_CTL			REG PWM CPUVCC 2 R 61	H08B	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG PHASE CPUVCC 2 62	H08B	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG BOOT CPUVCC 2 62	H08B	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG BOOT CPUVCC 2 RC 62	H08B	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG UGATE CPUVCC 2 62	H08B	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG LGATE CPUVCC 2 62	H08B	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG SNUBBER CPUVCC 2 62	H08B	POWER	POWER	1.8V		PPCPUVCC S0 SENSE 2 62	H08B	ISNS_CPU_CORE	SNS_DIFF_PHY			REG ISENVCC 2 P 61 62	H08B	ISNS_CPU_CORE	SNS_DIFF_PHY			REG ISENVCC 2 N 62	H08B					REG ISENVCC 2 NR 61 62	Phase 3						H08D	VR_CTL_PHY	VR_CTL			REG TD 3 62	H08B	VR_CTL_PHY	VR_CTL			REG PWM CPUVCC 3 61 62	H08B	VR_CTL_PHY	VR_CTL			REG PWM CPUVCC 3 R 61	H08B	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG PHASE CPUVCC 3 62	H08B	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG BOOT CPUVCC 3 62	H08B	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG BOOT CPUVCC 3 RC 62	H08B	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG UGATE CPUVCC 3 62	H08B	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG LGATE CPUVCC 3 62	H08B	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG SNUBBER CPUVCC 3 62	H08B	POWER	POWER	1.8V		PPCPUVCC S0 SENSE 3 62	H08B	ISNS_CPU_CORE	SNS_DIFF_PHY			REG ISENVCC 3 P 61 62	H08B	ISNS_CPU_CORE	SNS_DIFF_PHY			REG ISENVCC 3 N 62	H08B					REG ISENVCC 3 NR 61 62	<table><tr><th>Electrical Constraint Set</th><th>Physical</th><th>Spacing</th><th>Voltage</th><th>DIDT</th><th>NO_TEST</th></tr><tr><td colspan="6">ISL6372</td></tr><tr><td>H00D</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUVCC_DVC 61</td></tr><tr><td>H00D</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>CPUVCC_DVC_RC 61</td></tr><tr><td>H00D</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>CPUVCC_FB_RC_2 61</td></tr><tr><td>H00D</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUVCC_COMP 61</td></tr><tr><td>H00D</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>CPUVCC_COMP_RC 61</td></tr><tr><td>H00D</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUVCC_FB 61</td></tr><tr><td>H00D</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>CPUVCC_FB_RC 61</td></tr><tr><td>H00D</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>CPUVCC_FB_R_1 61</td></tr><tr><td>H00D</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>CPUVCC_FB_R_2 61</td></tr><tr><td>H00D</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>CPUVCC_PSICOMP_RC 61</td></tr><tr><td>H00D</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUVCC_PSICOMP 61</td></tr><tr><td>H00D</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUVCC_HFCOMP 61</td></tr><tr><td>H00D</td><td>VSNS_CPU_CORE</td><td>SNS_DIFF_PHY</td><td></td><td></td><td>CPU_VCCSENSE_P 6 61</td></tr><tr><td>H00D</td><td>VSNS_CPU_CORE</td><td>SNS_DIFF_PHY</td><td></td><td></td><td>CPU_VCCSENSE_N 9 61</td></tr><tr><td>H00D</td><td></td><td></td><td></td><td></td><td>CPU_VCCSENSE_R_P 61</td></tr><tr><td>H00D</td><td></td><td></td><td></td><td></td><td>CPU_VCCSENSE_R_N 61</td></tr><tr><td>H00D</td><td></td><td></td><td>1.8V</td><td></td><td>SNS_VCC_XW_P 61</td></tr><tr><td>H00D</td><td></td><td></td><td>0V</td><td></td><td>SNS_VCC_XW_N 61</td></tr><tr><td>H00D</td><td></td><td></td><td></td><td></td><td>REG_CPUVCC_VSEN 61</td></tr><tr><td>H00D</td><td></td><td></td><td></td><td></td><td>REG_CPUVCC_RGND 61</td></tr><tr><td>H00D</td><td></td><td></td><td></td><td></td><td>REG_CPUVCC_VIN 61</td></tr><tr><td>H00D</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUVCC_IMON 48 61</td></tr><tr><td>H00D</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>CPUVCC_IMON_R 61</td></tr><tr><td>H00D</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUVCC_TM 61</td></tr><tr><td>H00D</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUVCC_IMX 61</td></tr><tr><td>H00D</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUVCC_NPSI 61</td></tr><tr><td>H00D</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUVCC_FDVID 61</td></tr><tr><td>H00D</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUVCC_TMX 61</td></tr><tr><td>H00D</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUVCC_MEMVRSEL 61</td></tr><tr><td>H00D</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUVCC_RSET 61</td></tr><tr><td>H00D</td><td>CPU_VIDSCLK</td><td>VR_VID_PHY</td><td></td><td></td><td>CPU_VIDSCLK 6 61</td></tr><tr><td>H00D</td><td></td><td>VR_VID_PHY</td><td></td><td></td><td>CPU_VIDSCLK_R 6</td></tr><tr><td>H00D</td><td>CPU_VIDALERT_L</td><td>VR_VID_PHY</td><td></td><td></td><td>CPU_VIDALERT_L 9 61</td></tr><tr><td>H00D</td><td></td><td>VR_VID_PHY</td><td></td><td></td><td>CPU_VIDALERT_R_L 9</td></tr><tr><td>H00D</td><td>CPU_VIDSOUT</td><td>VR_VID_PHY</td><td></td><td></td><td>CPU_VIDSOUT 9 61</td></tr><tr><td>H00D</td><td></td><td>VR_VID_PHY</td><td></td><td></td><td>CPU_VIDSOUT_R 9</td></tr><tr><td colspan="6">Output Bus</td></tr><tr><td>H00D</td><td>POWER</td><td>POWER</td><td>1.8V</td><td></td><td>PPCPUVCC S0 CPU 60</td></tr></table>				Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST	ISL6372						H00D	VR_CTL_PHY	VR_CTL			REG_CPUVCC_DVC 61	H00D	VR_CTL_PHY	VR_CTL			CPUVCC_DVC_RC 61	H00D	VR_CTL_PHY	VR_CTL			CPUVCC_FB_RC_2 61	H00D	VR_CTL_PHY	VR_CTL			REG_CPUVCC_COMP 61	H00D	VR_CTL_PHY	VR_CTL			CPUVCC_COMP_RC 61	H00D	VR_CTL_PHY	VR_CTL			REG_CPUVCC_FB 61	H00D	VR_CTL_PHY	VR_CTL			CPUVCC_FB_RC 61	H00D	VR_CTL_PHY	VR_CTL			CPUVCC_FB_R_1 61	H00D	VR_CTL_PHY	VR_CTL			CPUVCC_FB_R_2 61	H00D	VR_CTL_PHY	VR_CTL			CPUVCC_PSICOMP_RC 61	H00D	VR_CTL_PHY	VR_CTL			REG_CPUVCC_PSICOMP 61	H00D	VR_CTL_PHY	VR_CTL			REG_CPUVCC_HFCOMP 61	H00D	VSNS_CPU_CORE	SNS_DIFF_PHY			CPU_VCCSENSE_P 6 61	H00D	VSNS_CPU_CORE	SNS_DIFF_PHY			CPU_VCCSENSE_N 9 61	H00D					CPU_VCCSENSE_R_P 61	H00D					CPU_VCCSENSE_R_N 61	H00D			1.8V		SNS_VCC_XW_P 61	H00D			0V		SNS_VCC_XW_N 61	H00D					REG_CPUVCC_VSEN 61	H00D					REG_CPUVCC_RGND 61	H00D					REG_CPUVCC_VIN 61	H00D	VR_CTL_PHY	VR_CTL			REG_CPUVCC_IMON 48 61	H00D	VR_CTL_PHY	VR_CTL			CPUVCC_IMON_R 61	H00D	VR_CTL_PHY	VR_CTL			REG_CPUVCC_TM 61	H00D	VR_CTL_PHY	VR_CTL			REG_CPUVCC_IMX 61	H00D	VR_CTL_PHY	VR_CTL			REG_CPUVCC_NPSI 61	H00D	VR_CTL_PHY	VR_CTL			REG_CPUVCC_FDVID 61	H00D	VR_CTL_PHY	VR_CTL			REG_CPUVCC_TMX 61	H00D	VR_CTL_PHY	VR_CTL			REG_CPUVCC_MEMVRSEL 61	H00D	VR_CTL_PHY	VR_CTL			REG_CPUVCC_RSET 61	H00D	CPU_VIDSCLK	VR_VID_PHY			CPU_VIDSCLK 6 61	H00D		VR_VID_PHY			CPU_VIDSCLK_R 6	H00D	CPU_VIDALERT_L	VR_VID_PHY			CPU_VIDALERT_L 9 61	H00D		VR_VID_PHY			CPU_VIDALERT_R_L 9	H00D	CPU_VIDSOUT	VR_VID_PHY			CPU_VIDSOUT 9 61	H00D		VR_VID_PHY			CPU_VIDSOUT_R 9	Output Bus						H00D	POWER	POWER	1.8V		PPCPUVCC S0 CPU 60
Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
Input Bus																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
H03D	POWER	POWER	12V		PP12V_S0_CPUVCC FLT 61 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H03B	POWER	POWER	5V		REG VCC U7000 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
Local Ground																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
H02D	GND	GND	0V		AGND CPU 61 62 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
Phase 1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
H08D	VR_CTL_PHY	VR_CTL			REG TD 1 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H08B	VR_CTL_PHY	VR_CTL			REG PWM CPUVCC 1 61 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H08B	VR_CTL_PHY	VR_CTL			REG PWM CPUVCC 1 R 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H01B	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG PHASE CPUVCC 1 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H08B	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG BOOT CPUVCC 1 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H08D	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG BOOT CPUVCC 1 RC 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H08B	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG UGATE CPUVCC 1 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H08B	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG LGATE CPUVCC 1 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H08B	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG SNUBBER CPUVCC 1 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H08B	POWER	POWER	1.8V		PPCPUVCC S0 SENSE 1 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H08B	ISNS_CPU_CORE	SNS_DIFF_PHY			REG ISENVCC 1 P 61 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H08B	ISNS_CPU_CORE	SNS_DIFF_PHY			REG ISENVCC 1 N 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H08B					REG ISENVCC 1 NR 61 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
Phase 2																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
H08D	VR_CTL_PHY	VR_CTL			REG TD 2 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H08B	VR_CTL_PHY	VR_CTL			REG PWM CPUVCC 2 61 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H08B	VR_CTL_PHY	VR_CTL			REG PWM CPUVCC 2 R 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H08B	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG PHASE CPUVCC 2 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H08B	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG BOOT CPUVCC 2 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H08B	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG BOOT CPUVCC 2 RC 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H08B	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG UGATE CPUVCC 2 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H08B	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG LGATE CPUVCC 2 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H08B	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG SNUBBER CPUVCC 2 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H08B	POWER	POWER	1.8V		PPCPUVCC S0 SENSE 2 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H08B	ISNS_CPU_CORE	SNS_DIFF_PHY			REG ISENVCC 2 P 61 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H08B	ISNS_CPU_CORE	SNS_DIFF_PHY			REG ISENVCC 2 N 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H08B					REG ISENVCC 2 NR 61 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
Phase 3																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
H08D	VR_CTL_PHY	VR_CTL			REG TD 3 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H08B	VR_CTL_PHY	VR_CTL			REG PWM CPUVCC 3 61 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H08B	VR_CTL_PHY	VR_CTL			REG PWM CPUVCC 3 R 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H08B	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG PHASE CPUVCC 3 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H08B	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG BOOT CPUVCC 3 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H08B	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG BOOT CPUVCC 3 RC 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H08B	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG UGATE CPUVCC 3 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H08B	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG LGATE CPUVCC 3 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H08B	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG SNUBBER CPUVCC 3 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H08B	POWER	POWER	1.8V		PPCPUVCC S0 SENSE 3 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H08B	ISNS_CPU_CORE	SNS_DIFF_PHY			REG ISENVCC 3 P 61 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H08B	ISNS_CPU_CORE	SNS_DIFF_PHY			REG ISENVCC 3 N 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H08B					REG ISENVCC 3 NR 61 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
ISL6372																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
H00D	VR_CTL_PHY	VR_CTL			REG_CPUVCC_DVC 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H00D	VR_CTL_PHY	VR_CTL			CPUVCC_DVC_RC 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H00D	VR_CTL_PHY	VR_CTL			CPUVCC_FB_RC_2 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H00D	VR_CTL_PHY	VR_CTL			REG_CPUVCC_COMP 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H00D	VR_CTL_PHY	VR_CTL			CPUVCC_COMP_RC 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H00D	VR_CTL_PHY	VR_CTL			REG_CPUVCC_FB 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H00D	VR_CTL_PHY	VR_CTL			CPUVCC_FB_RC 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H00D	VR_CTL_PHY	VR_CTL			CPUVCC_FB_R_1 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H00D	VR_CTL_PHY	VR_CTL			CPUVCC_FB_R_2 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H00D	VR_CTL_PHY	VR_CTL			CPUVCC_PSICOMP_RC 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H00D	VR_CTL_PHY	VR_CTL			REG_CPUVCC_PSICOMP 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H00D	VR_CTL_PHY	VR_CTL			REG_CPUVCC_HFCOMP 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H00D	VSNS_CPU_CORE	SNS_DIFF_PHY			CPU_VCCSENSE_P 6 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H00D	VSNS_CPU_CORE	SNS_DIFF_PHY			CPU_VCCSENSE_N 9 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H00D					CPU_VCCSENSE_R_P 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H00D					CPU_VCCSENSE_R_N 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H00D			1.8V		SNS_VCC_XW_P 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H00D			0V		SNS_VCC_XW_N 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H00D					REG_CPUVCC_VSEN 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H00D					REG_CPUVCC_RGND 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H00D					REG_CPUVCC_VIN 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H00D	VR_CTL_PHY	VR_CTL			REG_CPUVCC_IMON 48 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H00D	VR_CTL_PHY	VR_CTL			CPUVCC_IMON_R 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H00D	VR_CTL_PHY	VR_CTL			REG_CPUVCC_TM 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H00D	VR_CTL_PHY	VR_CTL			REG_CPUVCC_IMX 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H00D	VR_CTL_PHY	VR_CTL			REG_CPUVCC_NPSI 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H00D	VR_CTL_PHY	VR_CTL			REG_CPUVCC_FDVID 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H00D	VR_CTL_PHY	VR_CTL			REG_CPUVCC_TMX 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H00D	VR_CTL_PHY	VR_CTL			REG_CPUVCC_MEMVRSEL 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H00D	VR_CTL_PHY	VR_CTL			REG_CPUVCC_RSET 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H00D	CPU_VIDSCLK	VR_VID_PHY			CPU_VIDSCLK 6 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H00D		VR_VID_PHY			CPU_VIDSCLK_R 6																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H00D	CPU_VIDALERT_L	VR_VID_PHY			CPU_VIDALERT_L 9 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H00D		VR_VID_PHY			CPU_VIDALERT_R_L 9																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H00D	CPU_VIDSOUT	VR_VID_PHY			CPU_VIDSOUT 9 61																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
H00D		VR_VID_PHY			CPU_VIDSOUT_R 9																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
Output Bus																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
H00D	POWER	POWER	1.8V		PPCPUVCC S0 CPU 60																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
051-9889

REVISION
13.0.0

BRANCH

PAGE
119 OF 123


SHEET
93 OF 97

SYNC MASTER=J16 DG

SYNC DATE=04/21/2013

CPU VReg Constraints

119 OF 123



Thunderbolt

Thunderbolt-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_I2C_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
TBT_SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
TBTD_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

Thunderbolt-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_I2C	*	=2x_DIELECTRIC	?
TBT_SPI	*	=2x_DIELECTRIC	?
TBTDP	*	=5x_DIELECTRIC	?
TBTDP	TOP,BOTTOM	=7x_DIELECTRIC	?

SOURCE: Bill Cornelius's T29 Routing Notes

DisplayPort

DP-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	0.08MM	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

DP-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3:1 SPACING	?

Pairs should be within 100 mils of clock length.

Max length of DisplayPort traces: 12 inches

DisplayPort intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.

DisplayPort AUX channel intra-pair matching should be 5 ps. No relationship to other signals.

TBT IC Net Properties

[illegible]

*: Only used on hosts supporting T29 video-in

DisplayPort

Electrical Constraint Set		Physical	Spacing	
Graphics Source				
R249	DP_INTENL_EG_ML_MUX	DP_85D	DISPLAYPORT	DP INT EG ML P<1..0> 41
R249	DP_INTENL_EG_ML_MUX	DP_85D	DISPLAYPORT	DP INT EG ML N<1..0> 41 77
R249	DP_INTENL_EG_AUX_MUX	DP_85D	DISPLAYPORT	DP INT EG AUX P 41 77
R249	DP_INTENL_EG_AUX_MUX	DP_85D	DISPLAYPORT	DP INT EG AUX N 41 77
R249		DP_85D	DISPLAYPORT	DP INT EG AUX C P 41
R249		DP_85D	DISPLAYPORT	DP INT EG AUX C N 41
Internal Panel				
R250		DP_85D	DISPLAYPORT	DP INTPNL ML C P<3..0> 41
R250		DP_85D	DISPLAYPORT	DP INTPNL ML C N<3..0> 41
R250	DP_INTENT_ML_CONN	DP_85D	DISPLAYPORT	DP INTPNL ML P<3..0> 40 41
R250	DP_INTENT_ML_CONN	DP_85D	DISPLAYPORT	DP INTPNL ML N<3..0> 40 41
R250	DP_INTENTPNL_AUX_CONN	DP_85D	DISPLAYPORT	DP INTPNL AUX P 40 41
R250	DP_INTENTPNL_AUX_CONN	DP_85D	DISPLAYPORT	DP INTPNL AUX N 40 41
Internal DP SPDIF				
R251			HDA	DP INT SPDIF AUDIO 40 52

JTAG_*

	Physical	Spacing	Netname
E692	XDP_PHY	XDP	JTAG_TBT_TDI
E693	XDP_PHY	XDP	JTAG_TBT_TDO
E694	XDP_PHY	XDP	JTAG_TBT_TMS

TBT *


	Physical	Spacing	Voltage	Netname
U00	TBT I2C 55S	TBT I2C		TBT_A_CONFIG1_RC
U09	TBT I2C 55S	TBT I2C		TBT_B_CONFIG1_RC

TBT/DP Net Properties

Electrical Constraint Set	Physical	Spacing	
Port A			
E521 TBT_A_R2D1	TBTDP_90D	TBTDP	TBT A R2D C P<1>
E522 TBT_A_R2D1	TBTDP_90D	TBTDP	TBT A R2D C N<1>
E523 TBT_A_R2D0	TBTDP_90D	TBTDP	TBT A R2D C P<0>
E524 TBT_A_R2D0	TBTDP_90D	TBTDP	TBT A R2D C N<0>
E525	TBTDP_90D	TBTDP	TBT A R2D P<1..0>
E526	TBTDP_90D	TBTDP	TBT A R2D N<1..0>
E527 DP_TBTPA_ML1	DE_85D	DISPLAYPORT	DP TBTPA ML C P<1>
E528 DP_TBTPA_ML1	DE_85D	DISPLAYPORT	DP TBTPA ML C N<1>
E529 DP_TBTPA_ML1	DE_85D	DISPLAYPORT	DP TBTPA ML C P<3>
E530 DP_TBTPA_ML1	DE_85D	DISPLAYPORT	DP TBTPA ML C N<3>
E531	DE_85D	DISPLAYPORT	DP TBTPA ML P<1>
E532	DE_85D	DISPLAYPORT	DP TBTPA ML N<1>
E533	DE_85D	DISPLAYPORT	DP TBTPA ML P<3>
E534	DE_85D	DISPLAYPORT	DP TBTPA ML N<3>
E535 DP_A_LSX	DE_85D	DISPLAYPORT	DP A LSX ML P<1>
E536 DP_A_LSX	DE_85D	DISPLAYPORT	DP A LSX ML N<1>
E537	TBTDP_90D	TBTDP	TBT A D2R C P<1..0>
E538	TBTDP_90D	TBTDP	TBT A D2R C N<1..0>
E539 TBT_A_D2R1	TBTDP_90D	TBTDP	TBT A D2R P<1>
E540 TBT_A_D2R1	TBTDP_90D	TBTDP	TBT A D2R N<1>
E541 TBT_A_D2R0	TBTDP_90D	TBTDP	TBT A D2R P<0>
E542 TBT_A_D2R0	TBTDP_90D	TBTDP	TBT A D2R N<0>
E543 TBT_A_AUXCH	DE_85D	DISPLAYPORT	DP TBTPA AUXCH C P
E544 TBT_A_AUXCH	DE_85D	DISPLAYPORT	DP TBTPA AUXCH C N
E545	DE_85D	DISPLAYPORT	DP TBTPA AUXCH P
E546	DE_85D	DISPLAYPORT	DP TBTPA AUXCH N
E547 DP_A_AUXCH_DDC	DE_85D	DISPLAYPORT	DP A AUXCH DDC P
E548 DP_A_AUXCH_DDC	DE_85D	DISPLAYPORT	DP A AUXCH DDC N
E549	TBTDP_90D	TBTDP	TBT A D2R1 AUXDDC P
E550	TBTDP_90D	TBTDP	TBT A D2R1 AUXDDC N
Port B			
E551 TBT_B_R2D1	TBTDP_90D	TBTDP	TBT B R2D C P<1>
E552 TBT_B_R2D1	TBTDP_90D	TBTDP	TBT B R2D C N<1>
E553 TBT_B_R2D0	TBTDP_90D	TBTDP	TBT B R2D C P<0>
E554 TBT_B_R2D0	TBTDP_90D	TBTDP	TBT B R2D C N<0>
E555	TBTDP_90D	TBTDP	TBT B R2D P<1..0>
E556	TBTDP_90D	TBTDP	TBT B R2D N<1..0>
E557 DP_TBTPB_ML1	DE_85D	DISPLAYPORT	DP TBTPB ML C P<1>
E558 DP_TBTPB_ML1	DE_85D	DISPLAYPORT	DP TBTPB ML C N<1>
E559 DP_TBTPB_ML1	DE_85D	DISPLAYPORT	DP TBTPB ML C P<3>
E560 DP_TBTPB_ML1	DE_85D	DISPLAYPORT	DP TBTPB ML C N<3>
E561	DE_85D	DISPLAYPORT	DP TBTPB ML P<1>
E562	DE_85D	DISPLAYPORT	DP TBTPB ML N<1>
E563	DE_85D	DISPLAYPORT	DP TBTPB ML P<3>
E564	DE_85D	DISPLAYPORT	DP TBTPB ML N<3>
E565 DP_B_LSX	DE_85D	DISPLAYPORT	DP B LSX ML P<1>
E566 DP_B_LSX	DE_85D	DISPLAYPORT	DP B LSX ML N<1>
E567	TBTDP_90D	TBTDP	TBT B D2R C P<1..0>
E568	TBTDP_90D	TBTDP	TBT B D2R C N<1..0>
E569 TBT_B_D2R1	TBTDP_90D	TBTDP	TBT B D2R P<1>
E570 TBT_B_D2R1	TBTDP_90D	TBTDP	TBT B D2R N<1>
E571 TBT_B_D2R0	TBTDP_90D	TBTDP	TBT B D2R P<0>
E572 TBT_B_D2R0	TBTDP_90D	TBTDP	TBT B D2R N<0>
E573 TBT_B_AUXCH	DE_85D	DISPLAYPORT	DP TBTPB AUXCH C P
E574 TBT_B_AUXCH	DE_85D	DISPLAYPORT	DP TBTPB AUXCH C N
E575	DE_85D	DISPLAYPORT	DP TBTPB AUXCH P
E576	DE_85D	DISPLAYPORT	DP TBTPB AUXCH N
E577 DP_B_AUXCH_DDC	DE_85D	DISPLAYPORT	DP B AUXCH DDC P
E578 DP_B_AUXCH_DDC	DE_85D	DISPLAYPORT	DP B AUXCH DDC N
E579	TBTDP_90D	TBTDP	TBT B D2R1 AUXDDC P
E580	TBTDP_90D	TBTDP	TBT B D2R1 AUXDDC N

DP *

	Physical	Spacing	Netname	
EC50	TBT I2C 55S	TBT I2C	DP_TBTPA_DDC_CLK	29 31
EC50	TBT I2C 55S	TBT I2C	DP_TBTPA_DDC_DATA	29 31
EC50	TBT I2C 55S	TBT I2C	DP_TBTPB_DDC_CLK	30 31
EC50	TBT I2C 55S	TBT I2C	DP_TBTPB_DDC_DATA	30 31

SYNC MASTER-MASTER		SYNC DATE=04/21/2013	
PAGE TITLE			
TBT/DP Constraints			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-9889		D
REVISION		13.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		PAGE 121 OF 123 SHEET 95 OF 97	

D

C

B

A

Backlight Controller

BLC-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
BLC_P6MM	*	Y	0.600 MM	0.100 MM	3.0 MM	=STANDARD	=STANDARD
BLC_P3MM	*	Y	0.300 MM	0.100 MM	3.0 MM	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
POWER_BLC	*	BLC_P6MM
POWER_BLC_RET	*	BLC_P3MM
BLC_CTL_PHY	*	BLC_P3MM

BLC-specific Spacing Definitions

BLC High Voltage Output

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BLC_HV_ISO	*	0.45mm	1000

Constraints

BLC High Voltage Output

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
BLC_HV	BLC_CTL	*	BLC_CTL_ISO
BLC_HV	BLC_HV	*	BLC_CTL_ISO
BLC_HV	*	*	BLC_HV_ISO

BLC Baddies

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PHASE_ISO	*	=8:1_SPACING	2000
PHASE_SW2SW	*	=1:1_SPACING	?
PHASE_SW2PWR	*	=2:1_SPACING	?
PHASE_SW2GND	*	=2:1_SPACING	?

BLC Baddies

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
BLC_PHASE	*	*	PHASE_ISO
BLC_PHASE	BLC_PHASE	*	PHASE_SW2SW
BLC_PHASE	POWER	*	PHASE_SW2PWR
BLC_PHASE	GND	*	PHASE_SW2GND

BLC Control

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BLC_CTL_ISO	*	=3:1_SPACING	?

BLC Control

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
BLC_CTL	*	*	BLC_CTL_ISO

Is it chel'oh or sel'oh?

	Physical	Spacing	Voltage	IDT	NO_TEST
Input Bus					
E180	POWER	POWER	12V		PP12V_BKLT SNS
E225	POWER	POWER	12V		PP12V_BKLT FUSED
E325	POWER	POWER	12V		PP12V_S0_BKLT_FLT
E362	POWER	POWER	12V		PP12V_S0_BKLT_PWR
E725	POWER	POWER	12V		PP12V_S0_BKLT_PWR_R
E725	POWER	POWER	5V		PP5V_S0_BKLT_R
E362	POWER	POWER	1.3V		PP3V3_S0_BKLT_VDDIO_R
Local Ground					
E362	BLC_CTL_PHY	BLC_PHASE	0V		PGND_BKLT
E725	BLC_CTL_PHY	BLC_PHASE	0V		DGND_BKLT
E180	BLC_CTL_PHY	BLC_PHASE	0V		LGND_BKLT
Backlight					
E725	POWER_BLC	BLC_PHASE	80V	TRUE	BKLT_PHASE
E362	BLC_CTL_PHY	BLC_PHASE	80V	TRUE	BKLT_GATE
E362	BLC_CTL_PHY	BLC_PHASE	80V	TRUE	BKLT_GATE_R
E725	BLC_CTL_PHY	BLC_PHASE	80V	TRUE	BKLT_SNUBBER
E725	BLC_CTL_PHY	BLC_PHASE	12V	TRUE	BKLT_SW_R
E362	BLC_CTL_PHY	BLC_CTL			BKLT_ISET
E725	BLC_CTL_PHY	BLC_CTL			BKLT_FLT
E362	BLC_CTL_PHY	BLC_CTL			BKLT_FLT_RC
E725	SNS_DIFF_PHY	SENSE			BKLT_SW_P
E362	SNS_DIFF_PHY	SENSE			BKLT_SW_N
E362		SENSE			BKLT_FB
E180		BLC_HV	67V		BKLT_FB_XW
E362		BLC_HV	67V		BKLT_FB_R
E362	POWER_BLC_RET	BLC_CTL			BKLT_ISEN1
E362	POWER_BLC_RET	BLC_CTL			BKLT_ISEN2
E362	POWER_BLC_RET	BLC_CTL			BKLT_ISEN3
E362	POWER_BLC_RET	BLC_CTL			BKLT_ISEN4
E362	POWER_BLC_RET	BLC_CTL			BKLT_ISEN5
E362	POWER_BLC_RET	BLC_CTL			BKLT_ISEN6
E725	POWER_BLC_RET	BLC_HV			BKLT_ISEN1_R
E362	POWER_BLC_RET	BLC_HV			BKLT_ISEN2_R
E362	POWER_BLC_RET	BLC_HV			BKLT_ISEN3_R
E725	POWER_BLC_RET	BLC_HV			BKLT_ISEN4_R
E362	POWER_BLC_RET	BLC_HV			BKLT_ISEN5_R
E362	POWER_BLC_RET	BLC_HV			BKLT_ISEN6_R
E362	POWER_BLC_RET	BLC_HV			LED_RETURN_1
E725	POWER_BLC_RET	BLC_HV			LED_RETURN_2
E362	POWER_BLC_RET	BLC_HV			LED_RETURN_3
E725	POWER_BLC_RET	BLC_HV			LED_RETURN_4
E362	POWER_BLC_RET	BLC_HV			LED_RETURN_5
E725	POWER_BLC_RET	BLC_HV			LED_RETURN_6
Output Bus					
E725	POWER_BLC	BLC_HV	67V		BKLT_BOOST
E725	POWER_BLC	BLC_HV	67V		BKLT_BOOST_1
E362	POWER_BLC	BLC_HV	67V		BKLT_BOOST_2

Cello Miscellaneous

Electrical Constraint Set	Physical	Spacing	
SPI			
	SMB_PHY	SMB	BKLT_SCL 61
	SMB_PHY	SMB	BKLT_SDA 62